AM79C850KCW AMD [Advanced Micro Devices], AM79C850KCW Datasheet - Page 45

• Manufacturer Part Number: AM79C850KCW
• Description: SUPERNET-R 3
• Manufacturer: AMD [Advanced Micro Devices]

Status Register 3 (ST3U & ST3L)
A 32-bit read only register, designated ST3, and a 32 bit
read/write register, designated IMSK3, has been added
in SUPERNET 3. This register is dedicated to status
handling and interrupt reporting. Any of the bits in this
status register can be used generate an interrupt. The
bits in ST3 may be masked by the interrupt mask
registers (IMSK3) for complete control of the interrupt
conditions. ST3 has status bits associated with receive
MSB
15
14
Figure 15. Status Register 3 – Upper 16 Bits (ST3U) (NPADDR = 61h)
13
12
11
10
P R E L I M I N A R Y
9
SUPERNET 3
8
7
operation for RECV2 queue, status of internal CAM
match operation, and BIST operation for the various
sub-blocks of the SUPERNET 3. All status bits except
SRBMT2 and SRBFL2 are auto-cleared on reading the
register. The remaining bits are set/reset depending
upon the state of the monitored conditions. Refer to
Interrupt Mechanisms for more detailed information
regarding interrupt handling.
6
5
4
3
2
1
0
SRQUNLCK1
SRQUNLCK2
SRCVOVR2
SRPERRQ2
RESERVED
RESERVED
RESERVED
RESERVED
RESERVED
RESERVED
RESERVED
SRPERRQ1
SRCOMP2
AMD
SRBMT2
SRABT2
SRBFL2
LSB
19574A-16
45