AM79C850KCW AMD [Advanced Micro Devices], AM79C850KCW Datasheet - Page 2

• Manufacturer Part Number: AM79C850KCW
• Description: SUPERNET-R 3
• Manufacturer: AMD [Advanced Micro Devices]

2
configurations with an external physical layer
controller.
SUPERNET 3 has a Test Access Port and
Boundary Scan Architecture, IEEE1149.1.
SUPERNET 3 provides Built-in Self Test (BIST)
features for the Address Filter, and PLC-S.
All registers are readable and writable by the Node
Processor. All reserved bits shall be read back as
zero except where noted.
The Receive Status (RS) pins are expanded from
5 to 6 pins to support enhanced status reporting.
The Transmit Status (XS) pins are expanded from
3 to 4 pins to support enhanced status reporting.
Enhanced frame reception is possible by splitting
the receive queue.
Modified TAG Mode of operation for easy
conversion from NON-TAG SUPERNET 2 to
SUPERNET 3.
AMD
P R E L I M I N A R Y
SUPERNET 3
All SUPERNET 3 registers will be initialized with a
default value on reset.
The A, C indicator setting has been modified. It is
now possible to control the setting of the A, C
indicators independent of the mode of operation
(online, online special mode, and external
loopback mode).
Maskable ‘vectored-interrupts’ are provided. It is
now possible to detect the event causing the
interrupt in the SUPERNET 3 in two cycles by
reading the vector register which gives the vector
of the status register followed by a read of the
appropriate status register.
An additional mode register (MDREG3) is
provided. Setting the bits in this mode register
enables the additional SUPERNET 3 features.