PXB4221 Infineon Technologies AG, PXB4221 Datasheet - Page 102

no-image

PXB4221

Manufacturer Part Number
PXB4221
Description
IWE8 Interworking Element for 8 E1/T1 Lines
Manufacturer
Infineon Technologies AG
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
PXB4221EV3.2
Manufacturer:
INFIEON
Quantity:
20 000
5.1.3
In these modes, transmit and receive channels are synchronized. Therefore, they may
be used for synchronization of frame and multiframe based protocols, e.g. Frame based
SDT on E1-Lines.
Only one central clock, the external reference clock RFCLK, is used to clock the data on
the different ports. Two synchronous modes working at 2.048 MHz and 8.192 MHz for
E1lines are available. T1 is not supported.
For each of these modes a submode exists, providing global or port specific
synchronization.
If global synchronization of all transmit and receive channels is desired, bit “symn” in
“opmo” has to be deasserted. In this case FRMFB[0] is used for frame and multiframe
synchronization in receive and transmit direction of all ports.
Port specific frame and multiframe synchronization of transmit and receive channels is
enabled if bit “symn” in “opmo” is set. In this case frame and multiframe synchronization
in receive and transmit direction of each port is based on the corresponding FRMFB.
After reset all outputs and inout ports of the framer interface are tristated. They will be
enabled by setting bit “p_tx_act” of the corresponding “Port Configuration Register”
(“pcfN”, see
5.1.3.1
In SYM2 mode the framer interface is clocked with a 2.048 MHz clock connected to
RFCLK. The mode is enabled by setting bit om = 11
All transmit and receive timeslots will be aligned to each other.
FRCLK[0:7]
FRDAT[0:7]
FRMFB[0:7]
Data Sheet
Synchronous Modes (SYM)
Synchronous Mode at 2.048 MHz (SYM2)
Chapter
7.1).
Framer Receive Clock
Unused
Framer Receive Data
depending on bit “frri” in “opmo”
0 =
1 =
Framer Receive Multiframe Begin
Depending on bits p_ces in pcfN:
0 =
1 =
depending on bit “rfpp” in “opmo”:
FRDAT is sampled with the falling edge of RFCLK
FRDAT is sampled with the rising edge of RFCLK
Structured CES: A pulse on this pin designates the
first frame of a new multiframe
Unstructured CES: Unused, no constant level
allowed
102
PXB4219 / PXB4220 / PXB4221
B
in “opmo”, see
Interface Description
Chapter 7.24
2002-05-06

Related parts for PXB4221