MC9S12Q FREESCALE [Freescale Semiconductor, Inc], MC9S12Q Datasheet - Page 121

no-image

MC9S12Q

Manufacturer Part Number
MC9S12Q
Description
Microcontrollers
Manufacturer
FREESCALE [Freescale Semiconductor, Inc]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MC9S12Q128
Manufacturer:
FREESCALE
Quantity:
4 000
Part Number:
MC9S12Q128CFU
Manufacturer:
FREESCALE
Quantity:
5
Part Number:
MC9S12Q128CPBE16
Manufacturer:
FREESCAL
Quantity:
372
Part Number:
MC9S12Q128MFAE8
Manufacturer:
FREESCALE
Quantity:
2 000
Part Number:
MC9S12Q128MFAE8
Manufacturer:
FREESCALE
Quantity:
2 000
Part Number:
MC9S12Q128MFUE16
Manufacturer:
MOTOROLA
Quantity:
591
Part Number:
MC9S12Q128MFUE16
Manufacturer:
FREESCALE
Quantity:
20 000
Part Number:
MC9S12Q128MPBE16
Manufacturer:
FREESCALE
Quantity:
2 000
Part Number:
MC9S12Q128MPBE16
Manufacturer:
FREESCALE
Quantity:
2 000
Part Number:
MC9S12Q128VFAE16
Manufacturer:
FREESCALE
Quantity:
2 000
Company:
Part Number:
MC9S12Q128VFAE1H
Quantity:
172
Part Number:
MC9S12Q128VFU16
Manufacturer:
FREESCALE
Quantity:
1 831
3.3.2.9
Read: Anytime
Write: Determined at chip integration. Generally it’s: “write anytime in all modes;” on some devices it will
be: “write only in special modes.” Check specific device documentation to determine which applies.
Reset: Defined at chip integration as either 0x00 (paired with write in any mode) or 0x3C (paired with
write only in special modes), see device overview chapter.
The HCS12 core architecture limits the physical address space available to 64K bytes. The program page
index register allows for integrating up to 1M byte of FLASH or ROM into the system by using the six
page index bits to page 16K byte blocks into the program page window located from 0x8000 to 0xBFFF
as defined in
without using the address bus.
Freescale Semiconductor
Module Base + 0x0030
Starting address location affected by INITRG register setting.
1. The reset state of this register is controlled at chip integration. Please refer to the device overview section to determine the
Reset
actual reset state of this register.
PIX[5:0]
Field
5:0
W
R
1
Table
Program Page Index Register (PPAGE)
0
Program Page Index Bits 5:0 — These page index bits are used to select which of the 64 FLASH or ROM
array pages is to be accessed in the program page window as shown in
7
Normal writes to this register take one cycle to go into effect. Writes to this
register using the special access of the CALL and RTC instructions will be
complete before the end of the associated instruction.
3-14. CALL and RTC instructions have special access to read and write this register
= Unimplemented or Reserved
0
6
Figure 3-11. Program Page Index Register (PPAGE)
Table 3-13. MEMSIZ0 Field Descriptions
PIX5
5
MC9S12Q128
PIX4
Rev 1.09
NOTE
4
Description
Chapter 3 Module Mapping Control (MMCV4) Block Description
PIX3
3
PIX2
Table
2
3-14.
PIX1
1
PIX0
0
121

Related parts for MC9S12Q