MC908JL16CFAE FREESCALE [Freescale Semiconductor, Inc], MC908JL16CFAE Datasheet - Page 114

• Manufacturer Part Number: MC908JL16CFAE
• Description: Microcontrollers
• Manufacturer: FREESCALE [Freescale Semiconductor, Inc]

Multi-Master IIC Interface (MMIIC)
8.4.9 Handshaking
The clock synchronization mechanism can be used as a handshake in data transfer. Slave devices may
hold the SCL low after completion of one byte transfer (9 bits). In such case, it halts the bus clock and
forces the master clock into wait states until the slave releases the SCL line.
8.4.10 Clock Stretching
The clock synchronization mechanism can be used by slaves to slow down the bit rate of a transfer. After
the master has driven SCL low the slave can drive SCL low for the required period and then release it. If
the slave SCL low period is greater than the master SCL low period then the resulting SCL bus signal low
period is stretched.
8.4.11 Modes of Operation
The basic mode of operation for the IIC module is normal mode. When the MCU issues a STOP
instruction, the IIC module will power down while the STOP mode signal is active. The STOP instruction
does not affect IIC register states.
8.5 Interrupts
The following MMIIC source can generate interrupt requests:
8.6 Low-Power Modes
The WAIT and STOP instructions put the MCU in low power-consumption standby modes.
8.6.1 Wait Mode
The MMIC module remains active in wait mode.
8.6.2 Stop Mode
The MMIIC module remains active in stop mode.
114
•
•
•
Multi-Master IIC Arbitration Lost Interrupt Flag (MMALIF) — MMALIF is set when software attempt
to set MMAST but the MMBB has been set by detecting the start condition on the lines or when the
MMIIC is transmitting a “1” to SDA line but detected a “0” from SDA line in master mode – an
arbitration loss.
Multi-Master IIC Receive Interrupt Flag (MMRXIF) — MMRXIF is set after the data receive register
(MMDRR) is loaded with a new received data. Once the MMDRR is loaded with received data, no
more received data can be loaded to the MMDRR register until the CPU reads the data from the
MMDRR to clear MMRXBF flag.
Multi-Master IIC Transmit Interrupt Flag (MMTXIF) — MMTXIF is set when data in the data transmit
register (MMDTR) is downloaded to the output circuit, and that new data can be written to the
MMDTR.
MC68HC908JL16 Data Sheet, Rev. 1.1
Freescale Semiconductor