ATMEGA644PV ATMEL [ATMEL Corporation], ATMEGA644PV Datasheet - Page 172

no-image

ATMEGA644PV

Manufacturer Part Number
ATMEGA644PV
Description
8-bit Microcontroller with 16/32/64K Bytes In-System Programmable Flash
Manufacturer
ATMEL [ATMEL Corporation]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ATMEGA644PV-10AQ
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
ATMEGA644PV-10AQR
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
ATMEGA644PV-10AU
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
ATMEGA644PV-10AUR
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
ATMEGA644PV-10MU
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Part Number:
ATMEGA644PV-20AU
Manufacturer:
Atmel
Quantity:
10 000
17.4.2
17.4.3
172
ATmega164P/324P/644P
Double Speed Operation (U2Xn)
External Clock
Table 17-1.
Some examples of UBRRn values for some system clock frequencies are found in
page
The transfer rate can be doubled by setting the U2Xn bit in UCSRnA. Setting this bit only has
effect for the asynchronous operation. Set this bit to zero when using synchronous operation.
Setting this bit will reduce the divisor of the baud rate divider from 16 to 8, effectively doubling
the transfer rate for asynchronous communication. Note however that the Receiver will in this
case only use half the number of samples (reduced from 16 to 8) for data sampling and clock
recovery, and therefore a more accurate baud rate setting and system clock are required when
this mode is used. For the Transmitter, there are no downsides.
External clocking is used by the synchronous slave modes of operation. The description in this
section refers to
External clock input from the XCKn pin is sampled by a synchronization register to minimize the
chance of meta-stability. The output from the synchronization register must then pass through
an edge detector before it can be used by the Transmitter and Receiver. This process intro-
Operating Mode
Asynchronous Normal
mode (U2Xn = 0)
Asynchronous Double
Speed mode (U2Xn = 1)
Synchronous Master
mode
192.
f
UBRRn
OSC
Equations for Calculating Baud Rate Register Setting
Figure 17-2 on page 171
System Oscillator clock frequency
Contents of the UBRRHn and UBRRLn Registers, (0-4095)
Equation for Calculating Baud
BAUD
BAUD
BAUD
=
=
=
----------------------------------------- -
16 UBRRn
Rate
-------------------------------------- -
8 UBRRn
-------------------------------------- -
2 UBRRn
for details.
(
(
(
(1)
f
f
f
OSC
OSC
OSC
+
+
+
1
1
1
)
)
)
UBRRn
UBRRn
UBRRn
Equation for Calculating UBRR
=
=
=
----------------------- - 1
16BAUD
------------------- - 1
8BAUD
------------------- - 1
2BAUD
Value
f
f
f
OSC
OSC
OSC
Table 17-9 on
8011D–AVR–02/07

Related parts for ATMEGA644PV