ATTINY15 ATMEL [ATMEL Corporation], ATTINY15 Datasheet - Page 42

no-image

ATTINY15

Manufacturer Part Number
ATTINY15
Description
Manufacturer
ATMEL [ATMEL Corporation]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ATTINY15L
Manufacturer:
ATMEL
Quantity:
5 510
Part Number:
ATTINY15L
Manufacturer:
SIEMENS
Quantity:
5 510
Part Number:
ATTINY15L-1PC
Quantity:
1 670
Part Number:
ATTINY15L-1PI
Manufacturer:
AIMEL
Quantity:
5 510
Part Number:
ATTINY15L-1PI
Manufacturer:
VISHAY
Quantity:
5 510
Part Number:
ATTINY15L-1PI
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Part Number:
ATTINY15L-1SC
Manufacturer:
ATMEL
Quantity:
3 447
Part Number:
ATTINY15L-1SC
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Part Number:
ATTINY15L-1SI
Manufacturer:
ATMEL
Quantity:
8
Part Number:
ATTINY15L-1SI
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Part Number:
ATTINY15L-1SU
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Operation
42
ATtiny15L
Figure 25. Analog-to-Digital Converter Block Schematic
The ADC converts an analog input voltage to a 10-bit digital value through successive
approximation. The minimum value represents GND and the maximum value represents
the selected reference voltage minus 1 LSB.
The voltage reference for the ADC may be selected by writing to the REFS1..0 bits in
ADMUX. VCC, the AREF pin, or an internal 2.56V reference may be selected as the
ADC voltage reference. Optionally, the 2.56V internal voltage reference may be decou-
pled by an external capacitor at the AREF pin to improve noise immunity.
The analog input channel and differential gain are selected by writing to the MUX2..0
bits in ADMUX. Any of the four ADC input pins ADC3..0 can be selected as single-
ended inputs to the ADC. ADC2 and ADC3 can be selected as positive and negative
input, respectively, to the differential gain amplifier.
If differential channels are selected, the differential gain stage amplifies the voltage dif-
ference between the selected input pair by the selected gain factor, 1x or 20x, according
to the setting of the MUX2..0 bits in ADMUX. This amplified value then becomes the
analog input to the ADC. If single-ended channels are used, the gain amplifier is
bypassed altogether.
If ADC2 is selected as both the positive and negative input to the differential gain ampli-
fier (ADC2 - ADC2), the remaining offset in the gain stage and conversion circuitry can
be measured directly as the result of the conversion. This figure can be subtracted from
subsequent conversions with the same gain setting to reduce offset error to below 1
LSB.
The ADC can operate in two modes – Single Conversion and Free Running. In Single
Conversion mode, each conversion will have to be initiated by the user. In Free Running
ADC3
ADC2
ADC1
ADC0
AREF
VCC
REFERENCE
INTERNAL
2.56 V
8-BIT DATA BUS
INPUT
NEG.
MUX
INPUT
POS.
MUX
ADC MULTIPLEXER
SELECT (ADMUX)
MUX DECODER
+
-
SINGLE ENDED / DIFFERENTIAL SELECTION
GAIN
AMPLIFIER
10-BIT DAC
ADC CTRL. & STATUS
REGISTER (ADCSR)
ADC CONVERSION
PRESCALER
COMPLETE IRQ
CONVERSION LOGIC
SAMPLE & HOLD
COMPARATOR
-
+
9
ADC DATA REGISTER
(ADCH/ADCL)
1187D–12/01
0

Related parts for ATTINY15