FXL4245MPX_10 FAIRCHILD [Fairchild Semiconductor], FXL4245MPX_10 Datasheet
![no-image](/images/no-image-200.jpg)
FXL4245MPX_10
Related parts for FXL4245MPX_10
FXL4245MPX_10 Summary of contents
Page 1
FXL4245 Low-Voltage, Dual-Supply, 8-Bit, Signal Translator with Configurable Voltage Supplies, Signal Levels, and 3-State Outputs Features Bi-Directional Interface between Two Levels from 1.1V to 3.6V Fully Configurable, Inputs Track V Non-Preferential Power-up; Either V Powered-up First Outputs Remain in 3-State ...
Page 2
Pin Configuration Figure 1. Pin Configuration (Top Through View) Pin Definitions Pin # 11, 12, 13 14, 15, 16, 17, 18, 19, 20 23, 24 Truth Table Inputs ...
Page 3
Absolute Maximum Ratings Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure ...
Page 4
Electrical Characteristics Symbol Parameter (3) V HIGH Level Input IH (3) V LOW Level Input IL (4) V HIGH Level Output OH (4) V LOW Level Output OL © 2004 Fairchild Semiconductor Corporation FXL4245 • Rev. 1.0.3 Conditions V (V) ...
Page 5
Electrical Characteristics Symbol Parameter Input Leakage I L Current, Control Pins Power Off Leakage I OFF Current 3-State Output Leakage I (0 ≤ V ≤ 3.6V CCA/B I CCZ ...
Page 6
AC Electrical Characteristics V =3.0V to 3.6V CCA V Symbol Parameter Min. Propagation 0.2 Delay PLH, PHL Propagation 0.2 Delay Output Enable 0.5 / PZH, PZL Output Enable ...
Page 7
AC Electrical Characteristics V =1.4V to 1.6V CCA V Symbol Parameter Min. Propagation 0.5 Delay PLH, PHL Propagation 0.6 Delay Output Enable 1.1 / PZH, PZL Output Enable ...
Page 8
AC Loadings and Waveforms Test t ,t PLH PHL t ,t PLZ PZL t ,t PHZ PZH Table 1. AC Load Table V CC0 1.2V ± 0.1V 1.5V ± 0.1V 1.8V ± 0.15V 2.5V ± 0.2V 3.3V ± 0.3V Note: ...
Page 9
Functional Description Power-Up/Power-Down Sequencing FXL translators offer an advantage in that either V may be powered up first. This benefit derives from the chip design. When either 0V, outputs are High-impedance state. The control ...
Page 10
Physical Dimensions Figure 6. 24-Pin Molded Leadless Package (MLP), JEDEC MO-220, 3.5 x 4.5mm Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner without notice. Please note the revision and/or date ...
Page 11
Fairchild Semiconductor Corporation FXL4245 • Rev. 1.0.3 11 www.fairchildsemi.com ...