SSTV16857 FAIRCHILD [Fairchild Semiconductor], SSTV16857 Datasheet
![no-image](/images/no-image-200.jpg)
SSTV16857
Available stocks
Related parts for SSTV16857
SSTV16857 Summary of contents
Page 1
... SSTV16857 • SSTVN16857 14-Bit Register with SSTL-2 Compatible I/O and Reset General Description The SSTV16857 is a 14-bit register designed for use with 184 and 232 pin PC1600, 2100, and 2700 DDR DIMM applications. The SSTVN16857 is a 14-bit register designed for use with 184 and 232 pin PC3200 DDR DIMM applications ...
Page 2
... The SSTL-2 data inputs transition based on the value stable system reference used for setting REF REF the trip point of the input buffers of the SSTV16857/ SSTVN16857 and other SSTL-2 compatible devices. The RESET signal is a standard CMOS compatible input and is not referenced to the V signal. REF ...
Page 3
... DC Output Source/Sink Current ( Ground Current DD per Supply Pin (I or Ground Storage Temperature Range (T ) stg DC Electrical Characteristics (SSTV16857) Symbol Parameter V Input LOW Clamp Voltage IKL V Input HIGH Clamp Voltage IKH V AC HIGH Level Input Voltage IH- LOW Level Input Voltage IL-AC V ...
Page 4
... DC Electrical Characteristics (SSTV16857) Symbol Parameter I Dynamic Operating Current DDD Clock Only Dynamic Operating Current per Data Input R Output HIGH On Resistance OH R Output LOW On Resistance Electrical Characteristics (SSTVN16857) Symbol Parameter V Input LOW Clamp Voltage IKL V Input HIGH Clamp Voltage ...
Page 5
... AC Electrical Characteristics (SSTV16857) Symbol Parameter f Maximum Clock Frequency MAX t Pulse Duration, CK, CK HIGH or LOW (Figure Differential Inputs Activation Time, ACT (Note 5) data inputs must be LOW after RESET HIGH (Figure 3) t Differential Inputs De-activation Time, INACT (Note 5) data and clock inputs must be held at valid levels ...
Page 6
Capacitance (Note 15) Symbol Parameter C Data Pin Input Capacitance IN CK Input Capacitance RESET q Note 15 MHz, Capacitance is characterized but not tested Loading and Waveforms Note: C ...
Page 7
Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to ...