DS567 XILINX [Xilinx, Inc], DS567 Datasheet - Page 20

• Manufacturer Part Number: DS567
• Description: DDR2 Memory Controller for PowerPC 440 Processors
• Manufacturer: XILINX [Xilinx, Inc]

DDR2 Memory Controller for PowerPC 440 Processors
20
In
holds the most recently used bank and row, and the internal_bank3 register holds the least recently
used bank and row numbers. At clock 1, the PPC440MC DDR2 Memory Controller does not have any
banks open. In clock 2, the MCI presents a command for bank 0 and also asserts the conflict bit. The
PPC440MC DDR2 Memory Controller opens this bank and performs the write operation. Since no
banks are open, the PPC440MC DDR2 Memory Controller does not have to close a bank to open bank
0. The internal_bank0 register has bank 0, row 0 after the active command in clock 4. The MCI presents
a write command in clock 20 for bank 1. Because bank 1 has not been opened before, the PPC440MC
DDR2 Memory Controller opens bank 1 and performs the write operation. Only one bank, bank 0 was
kept open before this command. The PPC440MC DDR2 Memory Controller does not have to close any
banks to open bank 1. Bank 1 is now the most recently used bank, internal_bank0 now holds bank 1,
row 1, and internal_bank1 holds bank 0, row 0.
X-Ref Target - Figure 12
MCMIADDRREADYTOACCEPT
Figure
MIMCREADNOTWRITE
MIMCBANKCONFLICT/
MIMCADDRESSVALID
MIMCROWCONFLICT
internal_auto_ref_flag
12, the internal_bank# waveforms are the internal bank registers. The internal_bank0 register
MIMCADDRESS
internal_conflict
cmd_to_DDR2
internal_bank0
internal_bank1
internal_bank2
internal_bank3
mi_mc_clk
Figure 12: Bank Management with No Internal Banks Open
1
2
B0,R0
3
4
Act,B0
www.xilinx.com
B0,R0
Wr,B0
20
B1,R1
Act,B1
DS567 (v1.1.1) March 31, 2008
B0,R0
B1,R1
Wr,B1
40
B3,R0
DS567_13_071607
Act,B3
B2,R0
B1,R1
B0,R0