74VCX16240 FAIRCHILD [Fairchild Semiconductor], 74VCX16240 Datasheet
74VCX16240
Available stocks
Related parts for 74VCX16240
74VCX16240 Summary of contents
Page 1
... The device is nibble (4-bit) controlled. Each nibble has sep- arate 3-STATE control inputs which can be shorted together for full 16-bit operation. The 74VCX16240 is designed for low voltage (1.65V to applications with I/O capability up to 3.6V. 3.6V The 74VCX16240 is fabricated with an advanced CMOS technology to achieve high speed operation while maintain- ing low CMOS power dissipation ...
Page 2
... Connection Diagram Functional Description The 74VCX16240 contains sixteen inverting buffers with 3- STATE outputs. The device is nibble (4 bits) controlled with each nibble functioning identically, but independent of each other. The control pins may be shorted together to obtain full 16-bit operation.The 3-STATE outputs are controlled by Logic Diagram www ...
Page 3
Absolute Maximum Ratings Supply Voltage ( Input Voltage ( Output Voltage ( Outputs 3-STATED Outputs Active (Note 3) 0. Input Diode Current ( Output ...
Page 4
DC Electrical Characteristics (2.3V Symbol Parameter V HIGH Level Input Voltage IH V LOW Level Input Voltage IL V HIGH Level Output Voltage OH V LOW Level Output Voltage OL I Input Leakage Current I I 3-STATE Output Leakage OZ ...
Page 5
AC Electrical Characteristics Symbol Parameter Prop Delay PHL PLH Output Enable Time PZL PZH Output Disable Time PLZ PHZ t Output to Output Skew OSHL t (Note 9) OSLH Note 8: ...
Page 6
AC Loading and Waveforms TEST PLH PHL PZL PLZ PZH PHZ FIGURE 2. Waveform for Inverting and Non-Inverting Functions FIGURE 3. 3-STATE Output High Enable and Disable Times for Low Voltage ...
Page 7
Physical Dimensions inches (millimeters) unless otherwise noted 48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide LIFE SUPPORT POLICY FAIRCHILD’S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS ...