MPC860DP FREESCALE [Freescale Semiconductor, Inc], MPC860DP Datasheet - Page 4

no-image

MPC860DP

Manufacturer Part Number
MPC860DP
Description
Hardware Specifications
Manufacturer
FREESCALE [Freescale Semiconductor, Inc]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MPC860DPCVR50D4
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MPC860DPCVR66D4
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MPC860DPCZQ50D4
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MPC860DPCZQ66D4
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MPC860DPVR50D4
Manufacturer:
FREESCAL
Quantity:
300
Part Number:
MPC860DPVR50D4
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MPC860DPVR80D4
Manufacturer:
ROHM
Quantity:
64
Part Number:
MPC860DPZQ66D4
Manufacturer:
FREESCALE
Quantity:
20 000
Company:
Part Number:
MPC860DPZQ80D4
Quantity:
1
Features
4
— UTOPIA-mode ATM supports level-1 master with cell-level handshake, multi-PHY (up to four physical
— Serial-mode ATM connection supports transmission convergence (TC) function for T1/E1/ADSL lines,
Communications processor module (CPM)
— RISC communications processor (CP)
— Communication-specific commands (for example,
— Supports continuous mode transmission and reception on all serial channels
— Up to 8 Kbytes of dual-port RAM
— 16 serial DMA (SDMA) channels
— Three parallel I/O registers with open-drain capability
Four baud-rate generators (BRGs)
— Independent (can be tied to any SCC or SMC)
— Allows changes during operation
— Autobaud support option
Four serial communications controllers (SCCs)
— Ethernet/IEEE 802.3 optional on SCC1–4, supporting full 10-Mbps operation (available only on
— HDLC/SDLC (all channels supported at 2 Mbps)
— HDLC bus (implements an HDLC-based local area network (LAN))
— Asynchronous HDLC to support point-to-point protocol (PPP)
— AppleTalk
— Universal asynchronous receiver transmitter (UART)
— Synchronous UART
— Serial infrared (IrDA)
— Binary synchronous communication (BISYNC)
— Totally transparent (bit streams)
— Totally transparent (frame-based with optional cyclic redundancy check (CRC))
Two SMCs (serial management channels)
— UART
— Transparent
— General circuit interface (GCI) controller
— Can be connected to the time-division multiplexed (TDM) channels
One SPI (serial peripheral interface)
— Supports master and slave modes
— Supports multimaster operation on the same bus
One I
— Supports master and slave modes
layer devices), connection to 25-, 51-, or 155-Mbps framers, and UTOPIA/system clock ratios of 1/2 or
1/3.
cell delineation, cell payload scrambling/descrambling, automatic idle/unassigned cell
insertion/stripping, header error control (HEC) generation, checking, and statistics.
RESTART TRANSMIT
specially programmed devices)
2
C (inter-integrated circuit) port
)
MPC860 Family Hardware Specifications, Rev. 7
GRACEFUL STOP TRANSMIT
,
ENTER HUNT MODE
Freescale Semiconductor
, and

Related parts for MPC860DP