M29W640GB NUMONYX [Numonyx B.V], M29W640GB Datasheet - Page 28

no-image

M29W640GB

Manufacturer Part Number
M29W640GB
Description
64 Mbit (8Mb x8 or 4Mb x16, Page) 3V supply Flash memory
Manufacturer
NUMONYX [Numonyx B.V]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
M29W640GB
Manufacturer:
ST
0
Part Number:
M29W640GB-70N6E
Manufacturer:
ST
0
Part Number:
M29W640GB-70NA6
Manufacturer:
ST
0
Part Number:
M29W640GB-70NA6
Manufacturer:
ST
Quantity:
20 000
Part Number:
M29W640GB-70NA6E
Manufacturer:
ST
0
Part Number:
M29W640GB-70NA6E
Manufacturer:
ST
Quantity:
20 000
Part Number:
M29W640GB-70NB6
Manufacturer:
ST
0
Part Number:
M29W640GB-70NB6
Manufacturer:
ST
Quantity:
20 000
Part Number:
M29W640GB6AZA6
Manufacturer:
ST
Quantity:
20 000
Command Interface
4.2
4.2.1
Note:
4.2.2
Note:
28/90
Fast Program commands
There are five Fast Program commands available to improve the programming throughput,
by writing several adjacent words or bytes in parallel:
Fast Program commands can be suspended and then resumed by issuing a Program
Suspend command and a Program Resume command, respectively (see
Program Suspend command
Double Byte Program command
The Double Byte Program command is used to write a page of two adjacent bytes in
parallel. The two bytes must differ only in DQ15A-1. Three bus write cycles are necessary to
issue the Double Byte Program command.
1.
2.
3.
It is not necessary to raise V
Quadruple Byte Program command
The Quadruple Byte Program command is used to write a page of four adjacent bytes in
parallel. The four bytes must differ only for addresses A0, DQ15A-1. Five bus write cycles
are necessary to issue the Quadruple Byte Program command:
1.
2.
3.
4.
5.
It is not necessary to raise V
Quadruple and Octuple Byte Program, available for x8 operations
Double and Quadruple Word Program, available for x16 operations
Write to Buffer and Program
The first bus cycle sets up the Double Byte Program Command.
The second bus cycle latches the Address and the Data of the first byte to be written.
The third bus cycle latches the Address and the Data of the second byte to be written.
The first bus cycle sets up the Quadruple Byte Program Command.
The second bus cycle latches the Address and the Data of the first byte to be written.
The third bus cycle latches the Address and the Data of the second byte to be written.
The fourth bus cycle latches the Address and the Data of the third byte to be written.
The fifth bus cycle latches the Address and the Data of the fourth byte to be written and
starts the Program/Erase Controller.
PP
PP
and
/WP to 12V before issuing this command.
/WP to 12V before issuing this command.
M29W640GH, M29W640GL, M29W640GT, M29W640GB
Section 4.1.9: Program Resume
command).
Section 4.1.8:

Related parts for M29W640GB