S12ATD10B8CV2 MOTOROLA [Motorola, Inc], S12ATD10B8CV2 Datasheet - Page 125

• Manufacturer Part Number: S12ATD10B8CV2
• Description: MC9S12DT128 Device User Guide V02.09
• Manufacturer: MOTOROLA [Motorola, Inc]

A.7 SPI
A.7.1 Master Mode
Figure A-5 and Figure A-6 illustrate the master mode timing. Timing values are shown in Table A-18.
(CPOL 1)
(CPOL 0)
(OUTPUT)
(OUTPUT)
(OUTPUT)
(OUTPUT)
1.if configured as an output.
2. LSBF = 0. For LSBF = 1, bit order is LSB, bit 1, ..., bit 6, MSB.
(INPUT)
MISO
MOSI
SCK
SCK
SS
1
2
5
9
MSB IN
MSB OUT
Figure A-5 SPI Master Timing (CPHA = 0)
2
6
4
2
1
4
BIT 6 . . . 1
BIT 6 . . . 1
9
MC9S12DT128 Device User Guide — V02.09
LSB IN
LSB OUT
12
11
10
3
125