k4b2g0446e Samsung Semiconductor, Inc., k4b2g0446e Datasheet - Page 43
![no-image](/images/no-image-200.jpg)
k4b2g0446e
Manufacturer Part Number
k4b2g0446e
Description
Ddp 2gb E-die Ddr3 Sdram
Manufacturer
Samsung Semiconductor, Inc.
Datasheet
1.K4B2G0446E.pdf
(59 pages)
K4B2G0446E
K4B2G0846E
13.3.1 Speed Bin Table Notes
Absolute Specification (T
Note :
1. The CL setting and CWL setting result in tCK(AVG).MIN and tCK(AVG).MAX requirements. When making a selection of tCK(AVG), both need to be ful-
2. tCK(AVG).MIN limits: Since CAS Latency is not purely analog - data and strobe output are synchronized by the DLL - all possible intermediate frequen-
3. tCK(AVG).MAX limits: Calculate tCK(AVG) = tAA.MAX / CL SELECTED and round the resulting tCK(AVG) down to the next valid speed bin (i.e. 3.3ns
4. "Reserved" settings are not allowed. User must program a different value.
5. "Optional" settings allow certain devices in the industry to support this setting, however, it is not a mandatory feature. Refer to supplier’s data sheet and/
6. Any DDR3-1066 speed bin also supports functional operation at lower frequencies as shown in the table which are not subject to Production Tests but
7. Any DDR3-1333 speed bin also supports functional operation at lower frequencies as shown in the table which are not subject to Production Tests but
8. Any DDR3-1600 speed bin also supports functional operation at lower frequencies as shown in the table which are not subject to Production Tests but
9. For devices supporting optional downshift to CL=7 and CL=9, tAA/tRCD/tRP min must be 13.125 ns or lower. SPD settings must be programmed to
match. For example, DDR3-1333(CL9) devices supporting downshift to DDR3-1066(CL7) should program 13.125 ns in SPD bytes for tAAmin (Byte
16), tRCDmin (Byte 18), and tRPmin (Byte 20). DDR3-1600(CL11) devices supporting downshift to DDR3-1333(CL9) or DDR3-1066(CL7) should pro-
gram 13.125 ns in SPD bytes for tAAmin (Byte16), tRCDmin (Byte 18), and tRPmin (Byte 20). Once tRP (Byte 20) is programmed to 13.125ns, tRCmin
(Byte 21,23) also should be programmed accodingly. For example, 49.125ns (tRASmin + tRPmin=36ns+13.125ns) for DDR3-1333(CL9) and 48.125ns
(tRASmin+tRPmin=35ns+13.125ns) for DDR3-1600(CL11).
filled: Requirements from CL setting as well as requirements from CWL setting.
cies may not be guaranteed. An application should use the next smaller JEDEC standard tCK(AVG) value (2.5, 1.875, 1.5, or 1.25 ns) when calculat-
ing CL [nCK] = tAA [ns] / tCK(AVG) [ns], rounding up to the next "SupportedCL".
or 2.5ns or 1.875 ns or 1.25 ns). This result is tCK(AVG).MAX corresponding to CL SELECTED.
or the DIMM SPD information if and how this setting is supported.
verified by Design/Characterization.
verified by Design/Characterization.
verified by Design/Characterization.
OPER
; V
DDQ
= V
DD
= 1.5V +/- 0.075 V);
Page 43 of 59
DDP 2Gb DDR3 SDRAM
Rev. 1.0 March 2009