lrs1331 Sharp Microelectronics of the Americas, lrs1331 Datasheet - Page 7
lrs1331
Manufacturer Part Number
lrs1331
Description
Stacked Chip Flash Memory Sram
Manufacturer
Sharp Microelectronics of the Americas
Datasheet
1.LRS1331.pdf
(26 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Part Number:
LRS1331
Manufacturer:
SHARP
Quantity:
20 000
Company:
Part Number:
lrs1331B
Manufacturer:
TI
Quantity:
2 879
Part Number:
lrs1331B
Manufacturer:
SHARP
Quantity:
20 000
Stacked Chip (16M Flash & 4M SRAM)
SR.7 = Write State Machine Status (WSMS)
SR.6 = Erase Suspend Status (BESS)
SR.5 = Erase and Clear Block
Lock-Bits Status (
SR.4 = Word/Byte Write and Set Lock-Bit
Status (WBWSLBS)
SR.3 = V
SR.2 = Word/Byte Write Suspend Status (WBWSS)
SR.1 = Device Protect Status (DPS)
SR.0 = Reserved for future enhancements (R)
Data Sheet
1 = Ready
0 = Busy
1 = Block Erase Suspended
0 = Block Erase in Progress/Completed
1 = Error in Block Erase, Bank Erase or
0 = Successful Block Erase, Bank Erase or
1 = Error in Word/Byte Write or Set
0 = Successful Word/Byte Write or Set
1 = V
0 = V
1 = Word/Byte Write Suspended
0 = Word/Byte Write in Progress/Completed
1 = Block Lock-Bits, Permanent Lock-Bits
0 = Unlock
WSMS
7
Clear Block Lock-Bits
Clear Block Lock-Bits
Block/Permanent Lock-Bit
Block/Permanent Lock-Bit
and/or F-WP Lock Detected, Operation Abort
CCW
CCW
CCW
Status (VCCWS)
LOW Detect, Operation Abort
Okay
ECBLBS
BESS
6
)
ECBLBS
5
Table 6. Status Register Definition
WBWSLBS
4
NOTES:
1. Check SR.7 to determine block erase, bank erase, word/byte
2. If both SR.5 and SR.4 are ‘1’s after a block erase, bank erase or
3. SR.3 does not provide a continuous indication of F-V
4. SR.1 does not provide a continuous indication of permanent and
5. SR.0 is reserved for future use and should be masked out when
VCCWS
write or lock-bit configuration completion. SR.6 - SR.0 are invalid
while SR.7 = 0.
lock-bit configuration attempt, an improper command sequence
was entered.
The WSM interrogates and indicates the F-V
block erase, bank erase, word/byte write or lock-bit configuration
command sequences. SR.3 is not guaranteed to report accurate
feedback only when F-V
block lock-bit and F-WP values. The WSM interrogates the perma-
nent lock-bit, block lock-bit and F-WP only after block erase, bank
erase, word/byte write or lock-bit configuration command
sequences. It informs the system, depending on the attempted
operation, if the block lock-bit is set, permanent lock-bit is set and/
or F-WP is V
gruation codes after writing the Read Identifier codes command
indicates permanent and block lock-bit status..
polling the status register.
3
IL
. Reading the block lock and permanent lock confi-
WBWSS
2
CCW
≠ F-V
CCWH
DPS
1
.
CCW
level only after
LRS1331
CCW
R
0
level.
7