am49lv128bm Meet Spansion Inc., am49lv128bm Datasheet - Page 29

no-image

am49lv128bm

Manufacturer Part Number
am49lv128bm
Description
Stacked Multi-chip Package Mcp ,128 Megabit 8 M ? 16-bit ,uniform Sector Flash Memory And 32 Mbit 2 M ? 16-bit Pseudo-static Ram With Page Mode Featuring Mirrorbit Technology,supplemental Datasheet
Manufacturer
Meet Spansion Inc.
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
AM49LV128BM
Manufacturer:
AMD
Quantity:
5 857
The abort condition is indicated by DQ1 = 1, DQ7 =
DATA# (for the last address location loaded), DQ6 =
toggle, and DQ5=0. A Write-to-Buffer-Abort Reset
command sequence must be written to reset the de-
vice for the next operation. Note that the full 3-cycle
Write-to-Buffer-Abort Reset command sequence is re-
quired when using Write-Buffer-Programming features
in Unlock Bypass mode.
Programming is allowed in any sequence and across
sector boundaries. A bit cannot be programmed
June 17, 2004
Load a value that is greater than the page buffer
size during the Number of Locations to Program
step.
Write to an address in a sector different than the
one specified during the Write-Buffer-Load com-
mand.
Write an Address/Data pair to a different write-
buffer-page than the one selected by the Starting
Address during the write buffer data loading stage
of the operation.
Write data other than the Confirm Command after
the specified number of data load cycles.
Am49LV128BM
from “0” back to a “1.” Attempting to do so may
cause the device to set DQ5 = 1, or cause the DQ7
and DQ6 status bits to indicate the operation was suc-
cessful. However, a succeeding read will show that the
data is still “0.” Only erase operations can convert a
“0” to a “1.”
Accelerated Program
The device offers accelerated program operations
through the WP#/ACC pin. When the system asserts
V
enters the Unlock Bypass mode. The system may
then write the two-cycle Unlock Bypass program com-
mand sequence. The device uses the higher voltage
on the WP#/ACC pin to accelerate the operation. Note
that the WP#/ACC pin must not be at V
tions other than accelerated programming, or device
damage may result. WP# has an internal pullup; when
unconnected, WP# is at V
Figure 5 illustrates the algorithm for the program oper-
ation. Refer to the Erase and Program Operations
table in the AC Characteristics section for parameters,
and Figure 17 for timing diagrams.
HH
on the WP#/ACC pin, the device automatically
IH
.
HH
for opera-
27

Related parts for am49lv128bm