zl50021 Zarlink Semiconductor, zl50021 Datasheet - Page 101

• Manufacturer Part Number: zl50021
• Description: Enhanced 4 K Digital Switch With Stratum 3 Dpll
• Manufacturer: Zarlink Semiconductor

24.0
24.1
When A13 is high, the data or connection memory can be accessed by the microprocessor port. Bit 1 - 0 in the
Control Register determine the access to the data or connection memory (CM_L or CM_H).
Note 1:
Note 2:
Note 3:
Note 4:
Note 5:
(Note 1)
MSB
A13
Memory Address Mappings
Memory
1
1
1
1
1
1
1
1
1
1
1
1
1
.
.
.
.
.
.
.
.
.
.
.
registers.
Channels 0 to 31 are used when serial stream is at 2.048 Mbps.
Channels 0 to 63 are used when serial stream is at 4.096 Mbps.
Channels 0 to 127 are used when serial stream is at 8.192 Mbps.
Channels 0 to 255 are used when serial stream is at 16.384 Mbps.
A13 must be high for access to data and connection memory positions. A13 must be low to access internal
A12
0
0
0
0
0
0
0
0
0
0
0
1
1
.
.
.
.
.
.
.
.
.
.
.
A11
0
0
0
0
0
0
0
0
1
1
1
1
1
.
.
.
.
.
.
.
.
.
.
.
A10
Table 68 - Address Map for Memory Locations (A13 = 1)
0
0
0
0
1
1
1
1
0
1
1
1
1
Stream Address
.
.
.
.
.
.
.
.
.
.
.
(St0 - 31)
A9
0
0
1
1
0
0
1
1
0
1
1
1
1
.
.
.
.
.
.
.
.
.
.
.
A8
0
1
0
1
0
1
0
1
0
0
1
0
1
.
.
.
.
.
.
.
.
.
.
.
Stream [n]
Stream 14
Stream 15
Stream 30
Stream 31
Stream 0
Stream 1
Stream 2
Stream 3
Stream 4
Stream 5
Stream 6
Stream 7
Stream 8
Zarlink Semiconductor Inc.
.
.
.
.
.
.
.
.
.
.
.
ZL50021
A7
101
0
0
0
0
0
0
0
0
0
0
1
1
.
.
.
.
.
.
.
.
.
.
.
.
A6
0
0
0
0
0
0
0
0
1
1
1
1
.
.
.
.
.
.
.
.
.
.
.
.
A5
0
0
0
0
1
1
1
1
1
1
1
1
.
.
.
.
.
.
.
.
.
.
.
.
A4
0
0
1
1
0
0
1
1
1
1
1
1
.
.
.
.
.
.
.
.
.
.
A3
0
0
1
1
0
0
1
1
1
1
1
1
Channel Address
.
.
.
.
.
.
.
.
.
.
.
.
(Ch0 - 255)
A2
0
0
1
1
0
0
1
1
1
1
1
1
.
.
.
.
.
.
.
.
.
.
.
A1
0
0
1
1
0
0
1
1
1
1
1
1
.
.
.
.
.
.
.
.
.
.
A0
0
1
0
1
0
1
0
1
0
1
0
1
.
.
.
.
.
.
.
.
.
.
.
.
Ch 0
Ch 1
.
.
Ch 30
Ch 31 (Note 2)
Ch 32
Ch 33
.
.
Ch 62
Ch 63 (Note 3)
.
.
.
.
Ch126
Ch 127 (Note 4)
.
.
.
.
Ch 254
Ch 255 (Note 5)
Channel [n]
Data Sheet