ml87v2104 Oki Semiconductor, ml87v2104 Datasheet - Page 10
![no-image](/images/no-image-200.jpg)
ml87v2104
Manufacturer Part Number
ml87v2104
Description
Display Controller With Built-in Display Memory And Jpeg
Manufacturer
Oki Semiconductor
Datasheet
1.ML87V2104.pdf
(46 pages)
2.1.3 Input Image Format
OKI Semiconductor
Specify the image area to be loaded into the data buffer for video input.
Specify the start position and size of the effective image area for input synchronous signals using the control
register. Furthermore, specify the position on the data buffer where that image area is to be written using the
address of the upper left origin.
Store the image area into the picture buffer using the data format of 16 BPP (bit per pixel) and YCbCr 4:2:2: (Y
8 bits, Cb/Cr multiplexed 8 bits).
In the case of interlace input, construct a single frame image with consecutive two fields.
There are two capture modes in capture operation: 1-frame capture mode and continuous capture mode. In the
1-frame capture mode, one frame of data is written into the Data Buffer after starting a capture operation and
then exits. In the continuous capture mode, after capturing one frame of image after starting a capture
operation, the data of the next frame is captured from the successive vertical address again. The continuous
capture mode can be ended by forced stop.
Images can be captured by thinning the number of input pixels and the number of frames. If images are
captured by thinning the number of pixels, the size of an image to be captured gets smaller than the setting
value according to that thinning rate. Thinning the number of frames is effective when in the continuous
capture mode, and the interval of frames to be captured can be specified.
Use the following frames rate as a guide in the continuous capture mode.
• Up to 720 x 480 pixels: 30 frames/sec max.
• Up to 1 million pixels:
• Up to 2 million pixels:
• Up to 4 million pixels:
[VSCYC]
[VISTAV]
15 frames/sec max.
10 frames/sec max.
3 frames/sec max.
[VIACTV]
VHS
Figure 2.1 Input Synchronization Timing
[VISTAH]
[HSCYC]
Active Video
[VIACTH]
PEDL87V3116-02
ML87V3116
10/47