wm8150scds-r Wolfson Microelectronics plc, wm8150scds-r Datasheet - Page 6

• Manufacturer Part Number: wm8150scds-r
• Description: Single Channel 12-bit Cis/ccd Afe With 4-bit Wide Output
• Manufacturer: Wolfson Microelectronics plc

WM8150
ELECTRICAL CHARACTERISTICS
Notes:
1.
2.
w
Test Conditions
AVDD = DVDD1 = 5.0V, DVDD2 = 3.3V, AGND = DGND = 0V, T
PARAMETER
Overall System Specification (including 12-bit ADC, PGA, Offset and CDS functions)
Full-scale input voltage range
(see Note 1)
Input signal limits (see Note 2)
Full-scale transition error
Zero-scale transition error
Differential non-linearity
Integral non-linearity
Total output noise
References
Upper reference voltage
Lower reference voltage
Input return bias voltage
Diff. reference voltage (VRT-VRB)
Output resistance VRT, VRB, VRX
VRLC/Reset-Level Clamp (RLC)
RLC switching impedance
VRLC short-circuit current
VRLC output resistance
VRLC Hi-Z leakage current
RLCDAC resolution
RLCDAC step size, RLCDAC = 0
RLCDAC step size, RLCDAC = 1
RLCDAC output voltage at
code 0(hex), RLCDACRNG = 0
RLCDAC output voltage at
code 0(hex), RLCDACRNG = 1
RLCDAC output voltage at
code F(hex) RLCDACRNG, = 0
RLCDAC output voltage at
code F(hex), RLCDACRNG = 1
Offset DAC, Monotonicity Guaranteed
Resolution
Differential non-linearity
Integral non-linearity
Step size
Output voltage
Full-scale input voltage denotes the peak input signal amplitude that can be gained to match the ADC input
range.
Input signal limits are the limits within which the full-scale input voltage signal must lie.
SYMBOL
V
V
V
V
V
V
RLCSTEP
RLCSTEP
VRB
VRX
V
RLCBOT
RLCBOT
RLCTOP
RLCTOP
DNL
VRT
DNL
INL
INL
V
RTB
IN
PGA[7:0] = 07(hex)
PGA[7:0] = 07(hex)
VRLC = 0 to AVDD
Code FF(hex)
CONDITIONS
AVDD = 5.0V
AVDD = 5.0V
AVDD = 5.0V
Code 00(hex)
Gain = 0dB;
Gain = 0dB;
Max Gain
Max Gain
Min Gain
Min Gain
TEST
A
= 25 C, MCLK = 16MHz unless otherwise stated.
+247
-247
1.55
1.15
1.86
0.23
0.14
0.34
0.20
2.56
MIN
-50
-50
4.0
20
0
+260
-260
0.30
3.22
0.25
0.70
2.70
1.45
1.65
1.25
0.25
0.16
0.39
0.26
4.16
2.66
0.25
2.04
TYP
0.5
0.1
10
10
50
2
1
2
2
4
8
PD Rev 4.1 February 2005
+273
VDD
MAX
1.75
1.35
0.27
0.20
0.44
0.31
2.76
-273
+50
+50
100
4.5
4.3
0.5
1
5
1
1
Production Data
LSB rms
LSB rms
mV/step
V/step
V/step
Vp-p
Vp-p
UNIT
LSB
LSB
LSB
LSB
mV
mV
mA
bits
bits
mV
mV
V
V
V
V
V
V
V
V
V
A
6