ispgal22v10av Lattice Semiconductor Corp., ispgal22v10av Datasheet - Page 3

• Manufacturer Part Number: ispgal22v10av
• Description: In-system Programmable Low Voltage E2 Cmos Pld Generic Array Logic ?
• Manufacturer: Lattice Semiconductor Corp.

Lattice Semiconductor
NOTE: In registered mode, the feedback is from the /Q output of the register, and not from the pin; therefore, a pin
defined as registered is an output only, and cannot be used for dynamic I/O, as can the combinatorial pins.
Combinatorial I/O
In combinatorial mode the pin associated with an individual OLMC is driven by the output of the sum term gate.
Logic polarity of the output signal at the pin may be selected by specifying that the output buffer drive either true
(active high) or inverted (active low). Output tri-state control is available as an individual product-term for each out-
put, and may be individually set by the compiler as either “on” (dedicated output), “off” (dedicated input), or “prod-
uct-term driven” (dynamic I/O). Feedback into the AND array is from the pin side of the output enable buffer. Both
polarities (true and inverted) of the pin are fed back into the AND array.
Figure 3. Registered Mode
Figure 4. Combinatorial Mode
S
S
S
S
0
1
0
1
= 0
= 1
= 0
= 0
CLK
ACTIVE LOW
ACTIVE LOW
D
AR
SP
Q
Q
3
S
S
S
S
0
1
0
1
= 1
= 1
= 1
= 0
ispGAL22V10AV/B/C Data Sheet
CLK
ACTIVE HIGH
ACTIVE HIGH
D
AR
SP
Q
Q