zl2005 Intersil Corporation, zl2005 Datasheet - Page 35
![no-image](/images/manufacturer_photos/0/3/342/intersil_corporation_sml.jpg)
zl2005
Manufacturer Part Number
zl2005
Description
Digital-dc? Integrated Power Management And Conversion Ic
Manufacturer
Intersil Corporation
Datasheet
1.ZL2005.pdf
(39 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
zl2005AL
Manufacturer:
ZILKER
Quantity:
55
Part Number:
zl2005AL
Manufacturer:
NA
Quantity:
20 000
Part Number:
zl2005ALNF
Manufacturer:
INTERSIL
Quantity:
20 000
Company:
Part Number:
zl2005ALNFT
Manufacturer:
DALLAS
Quantity:
19 897
Part Number:
zl2005ALNFT
Manufacturer:
INTERSIL
Quantity:
20 000
Part Number:
zl2005PALPFW
Manufacturer:
INTERSIL
Quantity:
20 000
The group will turn on in order starting with the device
with the lowest address and will continue to turn on
each device in the address chain until all devices con-
nected have been turned on. When turning off, the
device with the highest address will turn off first fol-
lowed in reverse order by the other devices in the
group.
Sequencing is configured by connecting a resistor
from the CFG pin to ground as described in Table 28.
The CFG pin is used to set the configuration of the
SYNC pin as well as to determine the sequencing
method and order. Please refer to Switching Frequency
and PLL for more details on the operating parameters
of the SYNC pin.
Table 28. CFG Pin Configurations for
Multiple device sequencing may also be achieved by
issuing PMBus commands to assign the preceding
device in the sequencing chain as well as the device
that will follow in the sequencing chain. This method
places less restrictions on device address (no need of
sequential address) and also allows the user to assign
any phase offset to any device irrespective of its
device address.
Event based sequencing and fault spreading are broad-
cast in address groups of up to eight ZL2005 devices.
An address group consists of all devices whose
12.1 kΩ Output
14.7 kΩ Input
16.2 kΩ Auto detect
17.8 kΩ Output
21.5 kΩ Input
23.7 kΩ Auto detect
26.1 kΩ Output
31.6 kΩ Input
34.8 kΩ Auto detect
38.3 kΩ Output
.
10 kΩ
11 kΩ
R
CFG
Sequencing
Input
Auto detect
SYNC Pin
Config
35
Sequencing is disabled
The ZL2005 is configured
as the first device in a
nested sequencing group.
Turn-on order is based on
the device SMBus address.
The ZL2005 is configured
as a last device in a nested
sequencing group. Turn-on
order is based on the device
SMBus address.
The ZL2005 is configured
as the middle device in a
nested sequencing group.
Turn-on order is based on
the device SMBus address
Configuration
Sequencing
ZL2005
addresses differ in only the three least significant bits
of the address. For example, addresses 20, 25 and 27
are all within the same group. Addresses 1F, 20 and 28
are all in different groups. Devices in the same address
group can broadcast power on and power off sequenc-
ing and fault spreading events with each other.
Devices in different groups cannot.
The Enable pins of all devices in a sequencing group
must be tied together and driven high to initiate a
sequenced turn-on of the group. Enable must be driven
low to initiate a sequenced turnoff of the group.
Please refer to Application Note AN13 for details on
sequencing via the I
6.12 Monitoring via I
A system controller can monitor a wide variety of dif-
ferent ZL2005 system parameters through the I
SMBus interface. The controller can monitor for fault
conditions by monitoring the SALRT pin, which will
be asserted when any number of pre-configured fault
or warning conditions occur. The system controller
can also continuously monitor for any number of
power conversion parameters including but not limited
to the following:
1. Input voltage
2. Output voltage
3. Output current
4. Internal junction temperature
5. Temperature of an external device
6. Switching frequency
7. Duty cycle
Please refer to Application Note AN13 for details on
how to monitor specific parameters via the I
SMBus interface.
6.13 Temperature Monitoring Using the
The ZL2005 supports measurement of an external
device temperature using either a thermal diode inte-
grated in a processor, FPGA or ASIC, or using a dis-
crete diode-connected NPN transistor such as a
XTEMP Pin
2
C/SMBus interface.
2
C/SMBus
February 18, 2009
FN6848.0
2
2
C/
C/