afs600 Actel Corporation, afs600 Datasheet - Page 21

no-image

afs600

Manufacturer Part Number
afs600
Description
Actel Fusion Programmable System Chips Mixed-signal Family With Optional Arm Support
Manufacturer
Actel Corporation
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
AFS600
Manufacturer:
ACTEI
Quantity:
6
Part Number:
afs600-1FG256
Manufacturer:
Microsemi SoC
Quantity:
10 000
Part Number:
afs600-1FG256I
Manufacturer:
Microsemi SoC
Quantity:
10 000
Part Number:
afs600-1FG256K
Manufacturer:
Microsemi SoC
Quantity:
10 000
Part Number:
afs600-1FG484
Manufacturer:
Microsemi SoC
Quantity:
10 000
Part Number:
afs600-1FG484I
Manufacturer:
Microsemi SoC
Quantity:
10 000
Array Coordinates
During many place-and-route operations in the Actel
Designer software tool, it is possible to set constraints
that require array coordinates.
reference. The array coordinates are measured from the
lower left (0, 0). They can be used in region constraints
for specific logic groups/blocks, designated by a wildcard,
and can contain core cells, memories, and I/Os.
Table 2-3
memory blocks.
I/O and cell coordinates are used for placement
constraints. Two coordinate systems are needed because
there is not a one-to-one correspondence between I/O
Table 2-3 •
Note: The vertical I/O tile coordinates are not shown. West side coordinates are {(0, 2) to (2, 2)} to {(0, 77) to (2, 77)}; east side coordinates
Figure 2-7 •
Device
AFS090
AFS250
AFS600
AFS1500
VersaTile (Core)
VersaTile (Core)
Memory
Memory
Blocks
Blocks
are {(195, 2) to (197, 2)} to {(195, 77) to (197, 77)}.
(0, 79)
provides array coordinates of core cells and
(3, 75)
(3, 77)
(3, 76)
(0, 0)
(3, 4)
(3, 3)
(3, 2)
Array Coordinates
Array Coordinates for AFS600
x
3
3
3
3
Bottom Row (7, 0) to (165, 0)
Top Row (5, 1) to (168, 1)
I/O Tile to Analog Block
Min.
Bottom Row (5, 78) to (192, 78)
Top Row (7, 79) to (189, 79)
y
2
2
4
4
Table 2-3
VersaTiles
I/O Tile
130
194
322
98
is provided as a
x
Max.
A d v an c ed v1 . 4
123
25
49
75
y
cells and edge core cells. In addition, the I/O coordinate
system
combination. It is not listed in
ChipPlanner tool provides array coordinates of all I/O
locations. I/O and cell coordinates are used for placement
constraints. However, I/O placement is easier by package
pin assignment.
Figure 2-7
device. For more information on how to use array
coordinates for region/placement constraints, see the
Designer User's Guide
software) for Fusion software tools.
Bottom
(x, y)
None
None
(3, 2)
(3, 2)
Memory Rows
changes
illustrates the array coordinates of an AFS600
Top Row (169, 1) to (192, 1)
UJTAG FlashROM
Actel Fusion Programmable System Chips
(3, 124)
(3, 26)
(3, 50)
(3, 76)
(x, y)
Top
depending
or online help (available in the
Table
(x, y)
Min.
on
(0, 0)
(0, 0)
(0, 0)
(0, 0)
2-3. The Designer
the
(197, 1)
(197, 0)
(194, 77)
(194, 76)
(194, 75)
VersaTile (Core)
(194, 4)
VersaTile(Core)
(194, 3)
(194, 2)
(197, 79)
All
die/package
(325, 129)
(101, 29)
(133, 53)
(197, 79)
Memory
Blocks
(x, y)
Max.
Memory
Blocks
2-7

Related parts for afs600