xr17c152im Exar Corporation, xr17c152im Datasheet - Page 12

• Manufacturer Part Number: xr17c152im
• Description: 5v Pci Bus Dual Uart
• Manufacturer: Exar Corporation

XR17C152
5V PCI BUS DUAL UART
The XR17C152 has a 32-bit wide register [INT0, INT1, INT2 and INT3] to provide interrupt information and
supports two interrupt schemes. The first scheme uses bits 0 to 1 of an 8-bit indicator (INT0) representing
channels 0 to 1 of the XR17C152, respectively. This permits the interrupt routine to quickly vector and serve
that UART channel and determine the source(s) in each individual routines. INT0 bit-0 represents the interrupt
status for UART channel 0 when its transmitter, receiver, line status, or modem port status requires service.
INT0 bit-1 provides interrupt status for channel 1 and bits 2 to 7 are reserved and remain at a logic 0.
The second scheme provides detail about the source of the interrupts for each UART channel. All the
interrupts are encoded into a 3-bit code per channel. This 3-bit code represents 7 interrupts corresponding to
individual UART’s transmitter, receiver, line status, modem port status. INT1 register provides the 6-bit interrupt
status for both channels. Bits 8, 9 and 10 represents channel 0 and bits 11,12 and 13 represents channel 1.
Bits 14 to 31 are reserved and remain at logic zero. Both channels interrupt status are available with a single
DWORD read operation. This feature allows the host to quickly vector and serve the interrupts, reducing
service interval, hence, reducing host bandwidth requirements.
and its make up.
GLOBAL INTERRUPT REGISTER (DWORD)
A special interrupt condition is generated by the 152 when it wakes up from sleep mode. This special interrupt
is cleared by reading the INT0 register. If there are not any other interrupts pending, the value read from INT0
would be 0x00.
INT0 [7:0] Channel Interrupt Indicator
Each bit gives an indication of the channel that has requested for service. Bit-0 represents channel 0 and bit-1
indicates channel 1. Logic 1 indicates that a channel has requested for service. Bits 2 to 7 are reserved and
remain at logic 0 The interrupt bit clears after reading the appropriate register of the interrupting channel
register, see Interrupt Clearing section.
Registers INT3, INT2 and INT1 [32:8]
Twenty four bit encoded interrupt indicator. Each channel’s interrupt is encoded into 3 bits for receive, transmit,
and status. Bit [10:8] represent channel 0 and channel 1 with bits [13:11]. The 3 bit encoding and their priority
order are shown below in
they exist within channel 0 (bits [10:8]) only.
1.2.1
INT3 [31:24]
The Interrupt Status Register
Table 5 on page
The INT0 register provides status for each channel
B it-7
R s vd
INT2 [23:16]
Ind ividua l U A R T C han nel Interru pt S tatu s
B it-6
R s vd R svd R svd
13. The Timer and MPIO interrupts are for the device and therefore
B it-5 B it-4
IN T0 R eg iste r
[default 0x00-00-00-00]
12
B it-3
R s vd R svd C h-1 C h-0
B it-2
INT1 [15:8]
Figure 4
B it-1
B it-0
shows the 4-byte interrupt register
INT0 [7:0]
áç
áç
áç
áç
REV. 1.2.0