xr16c2850im Exar Corporation, xr16c2850im Datasheet - Page 27
![no-image](/images/manufacturer_photos/0/2/243/exar_corporation_sml.jpg)
xr16c2850im
Manufacturer Part Number
xr16c2850im
Description
Dual Uart With Tx And Rx Fifo Counters, 128 Bytes Of Fifos And Automatic Rs-485 Half Duplex Control
Manufacturer
Exar Corporation
Datasheet
1.XR16C2850IM.pdf
(51 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
XR16C2850IM
Manufacturer:
EXAR
Quantity:
12
Part Number:
XR16C2850IM
Manufacturer:
EXAR/艾科嘉
Quantity:
20 000
Company:
Part Number:
xr16c2850im-F
Manufacturer:
XILINX
Quantity:
229
Company:
Part Number:
xr16c2850im-F
Manufacturer:
Exar Corporation
Quantity:
10 000
Part Number:
xr16c2850im-F
Manufacturer:
EXAR/艾科嘉
Quantity:
20 000
xr
REV. 2.1.3
FCR[3]: DMA Mode Select
Controls the behavior of the TXRDY# and RXRDY# pins. See DMA operation section for details.
•
•
FCR[5:4]: Transmit FIFO Trigger Select
(logic 0 = default, TX trigger level = 1)
These 2 bits set the trigger level for the transmit FIFO. The UART will issue a transmit interrupt when the
number of characters in the FIFO falls below the selected trigger level, or when it gets empty in case that the
FIFO did not get filled over the trigger level on last re-load.
must be set to ‘1’ before these bits can be accessed. Note that the receiver and the transmitter cannot use
different trigger tables. Whichever selection is made last applies to both the RX and TX side.
FCR[7:6]: Receive FIFO Trigger Select
(logic 0 = default, RX trigger level =1)
The FCTR Bits 5-4 are associated with these 2 bits. These 2 bits are used to set the trigger level for the receive
FIFO. The UART will issue a receive interrupt when the number of the characters in the FIFO crosses the
trigger level.
different trigger tables. Whichever selection is made last applies to both the RX and TX side.
Logic 0 = Normal Operation (default).
Logic 1 = DMA Mode.
T
Table-C
Table-D
Table-A
Table-B
RIGGER
T
ABLE
FCTR
Table 10
B
IT
0
0
1
1
T
-5
ABLE
FCTR
B
10: T
IT
shows the complete selections. Note that the receiver and the transmitter cannot use
0
1
0
1
-4
RANSMIT AND
B
FCR
IT
X
0
0
1
1
0
0
1
1
0
0
1
1
-7
B
FCR
IT
0
1
0
1
0
1
0
1
0
1
0
1
X
-6
R
ECEIVE
B
FCR
IT
X
0
0
0
1
1
0
0
1
1
-5
FIFO T
27
BIT
FCR
2.97V TO 5.5V DUAL UART WITH 128-BYTE FIFOS
X
0
0
1
0
1
0
1
0
1
-4
RIGGER
Table 10
T
Programmable
FCTR[7] = 0.
RIGGER
1 (default)
R
via TRG
register.
T
ECEIVE
ABLE AND
14
16
24
28
16
56
60
4
8
8
8
L
below shows the selections. EFR bit-4
EVEL
L
Programmable
FCTR[7] = 1.
EVEL
1 (default)
T
T
register.
via TRG
RANSMIT
L
RIGGER
EVEL
16
24
30
16
32
56
8
8
S
ELECTION
16C550, 16C2550,
16C2552, 16C554,
16C580
16C650A
16C654
16L2752, 16L2750,
16C2852, 16C850,
16C854, 16C864
C
OMPATIBILITY
XR16C2850