xr16c2850im Exar Corporation, xr16c2850im Datasheet - Page 13
![no-image](/images/manufacturer_photos/0/2/243/exar_corporation_sml.jpg)
xr16c2850im
Manufacturer Part Number
xr16c2850im
Description
Dual Uart With Tx And Rx Fifo Counters, 128 Bytes Of Fifos And Automatic Rs-485 Half Duplex Control
Manufacturer
Exar Corporation
Datasheet
1.XR16C2850IM.pdf
(51 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
XR16C2850IM
Manufacturer:
EXAR
Quantity:
12
Part Number:
XR16C2850IM
Manufacturer:
EXAR/艾科嘉
Quantity:
20 000
Company:
Part Number:
xr16c2850im-F
Manufacturer:
XILINX
Quantity:
229
Company:
Part Number:
xr16c2850im-F
Manufacturer:
Exar Corporation
Quantity:
10 000
Part Number:
xr16c2850im-F
Manufacturer:
EXAR/艾科嘉
Quantity:
20 000
xr
REV. 2.1.3
The host may fill the transmit FIFO with up to 128 bytes of transmit data. The THR empty flag (LSR bit-5) is set
whenever the FIFO is empty. The THR empty flag can generate a transmit empty interrupt (ISR bit-1) when the
amount of data in the FIFO falls below its programmed trigger level. The transmit empty interrupt is enabled by
IER bit-1. The TSR flag (LSR bit-6) is set when TSR/FIFO becomes empty.
F
F
2.10.3
IGURE
IGURE
7. T
8. T
Transmitter Operation in FIFO Mode
RANSMITTER
RANSMITTER
16X or 8X
Auto CTS Flow Control (CTS# pin)
Auto Software Flow Control
(Xoff1/2 and Xon1/2 Reg.
Clock
Flow Control Characters
16X or 8X
Data
Byte
O
O
Clock
PERATION IN NON
PERATION IN
Transmit Shift Register (TSR)
Data Byte
Transmit
FIFO
Transmit
Register
Holding
(THR)
-FIFO M
AND
Transm it Data Shift Register
F
LOW
ODE
Transmit
FIFO
(TSR)
13
2.97V TO 5.5V DUAL UART WITH 128-BYTE FIFOS
C
ONTROL
THR Interrupt (ISR bit-1)
Enabled by IER bit-1
M
THR Interrupt (ISR bit-1) falls
below the programm ed Trigger
Level and then when becom es
em pty. FIFO is Enabled by FCR
bit-0=1
ODE
M
S
B
T XF IF O 1
TXNOFIFO1
L
S
B
XR16C2850