xr16l651im Exar Corporation, xr16l651im Datasheet - Page 24
![no-image](/images/manufacturer_photos/0/2/243/exar_corporation_sml.jpg)
xr16l651im
Manufacturer Part Number
xr16l651im
Description
2.25v To 5.5v Uart With 32-byte Fifo
Manufacturer
Exar Corporation
Datasheet
1.XR16L651IM.pdf
(56 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
xr16l651im-F
Manufacturer:
Exar Corporation
Quantity:
10 000
XR16L651
2.25V TO 5.5V UART WITH 32-BYTE FIFO
T
A
A2-A0
ABLE
DDRESS
0 0 0
0 0 0
0 0 1
0 1 0
0 1 0
0 1 1
1 0 0
1 0 1
1 1 0
1 1 1
8: UART CONFIGURATION REGISTERS DESCRIPTION.
IRPW
N
MCR
MSR
RHR
THR
FCR
SPR
LCR
LSR
XFR
R
ISR
IER
AME
EG
RD/WR
RD/WR Divisor
RD/WR
RD/WR
R
W
WR
WR
WR
WR
RD
RD
RD
RD
EAD
RITE
/
RX FIFO
RX FIFO
CTS Int.
Enabled
Enable
Trigger
Enable
FIFOs
Rsrvd
B
Pres-
BRG
caler
Error
Bit-7
Bit-7
Bit-7
Bit-7
CD
IT
0/
0/
-7
RX FIFO
IR Mode
RTS Int.
Enabled
ENable
Enable
Trigger
Set TX
Empty
FIFOs
Break
Rsrvd
B
Bit-6
Bit-6
TSR
Bit-6
Bit-6
RI
IT
0/
0/
-6
16C550 Compatible Registers
INT Type
TX FIFO
Set Par-
Xoff Int.
Control
Enable
Source
Trigger
RS485
Output
Empty
Select
Invert
B
Bit-5
Bit-5
Bit-5
THR
DSR
Bit-5
Bit-5
INT
ity
IT
0/
0/
0/
0/
-5
24
TX FIFO
XonAny
Internal
Enable
Source
Trigger
Enable
Enable
Sleep
Parity
Loop-
Break
Mode
B
Even
back
Bit-4
Bit-4
Bit-4
CTS
Bit-4
Bit-4
INT
RX
IT
0/
0/
0/
-4
Modem
Enable
Source
Enable
Enable
Enable
Output
OP2#/
Parity
Fram-
Mode
Mode
B
IRQn
Delta
DMA
Error
Bit-3
Bit-3
Stat.
Bit-3
CD#
Bit-3
Bit-3
LSR
INT
INT
Int.
RX
ing
IT
S
-3
HADED BITS ARE ENABLED WHEN
RX Line
Enable
Source
RS485
Enable
Reset
OP1#
Parity
B
Delta
FIFO
Error
Bit-2
Bit-2
Stat.
Bit-2
Stop
Bit-2
Bit-2
Auto
Bits
INT
RI#
Int.
RX
TX
IT
-2
Control
Enable
Source
Length
Output
Empty
IR RX
DSR#
Reset
RTS#
Over-
Invert
B
FIFO
Word
Delta
Data
Error
Input
Bit-1
Bit-1
Bit-1
Bit-1
Bit-1
Bit-1
INT
run
RX
RX
TX
Int
IT
-1
Enable
Source
Enable
Control
Length
Output
Enable
Ready
duplex
FIFOs
DTR#
CTS#
B
Word
Delta
Bit-0
Bit-0
Data
Bit-0
Bit-0
Data
Half-
Bit-0
Bit-0
INT
RX
Int.
RX
IR
IT
-0
áç
áç
áç
áç
EFR B
LCR[7] = 0
C
LCR[7]=0
OMMENT
REV. 1.3.0
IT
-4=1.