pic32mx320f032h Microchip Technology Inc., pic32mx320f032h Datasheet - Page 101

no-image

pic32mx320f032h

Manufacturer Part Number
pic32mx320f032h
Description
64/100-pin General Purpose And Usb 32-bit Flash Microcontrollers
Manufacturer
Microchip Technology Inc.
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
pic32mx320f032h-40I/PT
Manufacturer:
Microchip Technology
Quantity:
10 000
Part Number:
pic32mx320f032h-40V/PT
Manufacturer:
Microchip Technology
Quantity:
10 000
Part Number:
pic32mx320f032hT-40I/PT
Manufacturer:
Microchip Technology
Quantity:
10 000
Part Number:
pic32mx320f032hT-40V/PT
Manufacturer:
Microchip Technology
Quantity:
10 000
25.0
This
PIC32MX3XX/4XX. The PIC32MX devices offer a total
of nine methods and modes that are organized into two
categories that allow the user to balance power con-
sumption with device performance. In all of the meth-
ods and modes described in this section, power saving
is controlled by software.
25.1
When the CPU is running, power consumption can be
controlled by reducing the CPU clock frequency, lower-
ing the PBCLK, and by individually disabling modules.
These methods are grouped into the following modes:
• FRC Run mode: the CPU is clocked from the FRC
• LPRC Run mode: the CPU is clocked from the
• SOSC Run mode: the CPU is clocked from the
• Peripheral Bus Scaling mode: peripherals are
25.2
The device supports two power-saving modes, Sleep
and Idle, both of which halt the clock to the CPU. These
modes operate with all clock sources, as listed below:
• POSC Idle Mode: the system clock is derived
• FRC Idle Mode: the system clock is derived from
• SOSC Idle Mode: the system clock is derived
• LPRC Idle Mode: the system clock is derived from
© 2009 Microchip Technology Inc.
Note:
clock source with or without postscalers.
LPRC clock source.
SOSC clock source.
clocked at programmable fraction of the CPU
clock (SYSCLK).
from the POSC. The system clock source
continues to operate.
Peripherals continue to operate, but can
optionally be individually disabled.
the FRC with or without postscalers. Peripherals
continue to operate, but can optionally be
individually disabled.
from the SOSC. Peripherals continue to operate,
but can optionally be individually disabled.
the LPRC.
Peripherals continue to operate, but can option-
ally be individually disabled. This is the lowest
power mode for the device with a clock running.
section
POWER-SAVING FEATURES
Power Saving with CPU Running
CPU Halted Methods
reference source. Refer to the “PIC32MX
This data sheet summarizes the features of
the PIC32MX3XX/4XX family of devices. It
is not intended to be a comprehensive
Family Reference Manual” Section 10.
“Power-Saving Features”
for a detailed description of this peripheral.
The manual is available from the Microchip
web site (www.Microchip.com/PIC32).
describes
power
saving
(DS61130)
for
Preliminary
the
• Sleep Mode: the CPU, the system clock source,
25.3
The purpose of all power saving is to reduce power
consumption by reducing the device clock frequency.
To achieve this, low-frequency clock sources can be
selected. In addition, the peripherals and CPU can be
halted or disabled to further reduce power consump-
tion.
25.3.1
Sleep mode has the lowest power consumption of the
device Power-Saving operating modes. The CPU and
most peripherals are halted. Select peripherals can
continue to operate in Sleep mode and can be used to
wake the device from Sleep. See individual peripheral
module sections for descriptions of behavior in Sleep.
Sleep mode includes the following characteristics:
• The CPU is halted.
• The system clock source is typically shut down.
• There can be a wake-up delay based on the
• The Fail-Safe Clock Monitor (FSCM) does not
• The BOR circuit, if enabled, remains operative
• The WDT, if enabled, is not automatically cleared
• Some peripherals can continue to operate in
• I/O pins continue to sink or source current in the
• The USB module can override the disabling of the
• Some modules can be individually disabled by
and any peripherals that operate from the system
clock source, are halted.
Some peripherals can operate in Sleep using spe-
cific clock sources. This is the lowest power mode
for the device.
See Section 25.4 “Peripheral Bus Scaling
Method” for specific information.
oscillator selection.
operate during Sleep mode.
during Sleep mode.
prior to entering Sleep mode.
Sleep mode. These peripherals include I/O pins
that detect a change in the input signal, WDT,
ADC, UART, and peripherals that use an external
clock input or the internal LPRC oscillator, e.g.,
RTCC and Timer 1.
same manner as they do when the device is not in
Sleep.
POSC or FRC. Refer to the USB section for spe-
cific details.
software prior to entering Sleep in order to further
reduce consumption.
PIC32MX3XX/4XX
Power-Saving Operation
SLEEP MODE
DS61143F-page 99

Related parts for pic32mx320f032h