mt28f640j3rp-115-met Micron Semiconductor Products, mt28f640j3rp-115-met Datasheet - Page 34

no-image

mt28f640j3rp-115-met

Manufacturer Part Number
mt28f640j3rp-115-met
Description
128mb, 64mb, 32mb Q-flash Memory
Manufacturer
Micron Semiconductor Products
Datasheet
09005aef80b5a323
MT28F640J3.fm – Rev. N 3/05 EN
ERASE Command 20h,
Figure 12: BLOCK ERASE Flowchart
Issue Single BLOCK
Write Confirm D0h
Block(s) Complete
Check if Desired
Block Address
Block Address
Read Status
Erase Flash
Full Status
Register
SR7 =
Start
1
No
Suspend Erase
No
Yes
Suspend
Erase Loop
34
BUS OPERATION COMMAND
WRITE
WRITE
READ
STANDBY
Toggling OE# (LOW to HIGH to LOW) updates the status register.
To ensure the availability of correct status, please follow the
timings shown in Figure 20 on page 50. This can be done in place
of issuing the READ STATUS REGISTER command. Repeat for
subsequent ERASE operations.
The erase confirm byte must follow erase setup.
This device does not support erase queuing.
Full status check can be done after all erase and write sequences
complete. Write FFh after the last operation to reset the device
to read array mode.
Micron Technology, Inc., reserves the right to change products or specifications without notice.
ERASE BLOCK
ERASE
CONFIRM
128Mb, 64Mb, 32Mb
Q-FLASH MEMORY
COMMENTS
Data = 20h
Addr = Block Address
Data = D0h
Addr = Block Address
Status register data with
the device enabled; OE#
LOW updates SR
Addr = X
Check SR7
1 = ISM Ready
0 = ISM Busy
©2000 Micron Technology. Inc.

Related parts for mt28f640j3rp-115-met