w25q16bv Winbond Electronics Corp America, w25q16bv Datasheet - Page 27
![no-image](/images/no-image-200.jpg)
w25q16bv
Manufacturer Part Number
w25q16bv
Description
16m-bit Serial Flash Memory With Dual And Quad Spi
Manufacturer
Winbond Electronics Corp America
Datasheet
1.W25Q16BV.pdf
(65 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Part Number:
w25q16bvCC3
Manufacturer:
WINBOND/华邦
Quantity:
20 000
Part Number:
w25q16bvFCC3
Manufacturer:
WINBOND/华邦
Quantity:
20 000
Company:
Part Number:
w25q16bvIG
Manufacturer:
WINBOND
Quantity:
10 549
Part Number:
w25q16bvNIG
Manufacturer:
WINBOND/华邦
Quantity:
20 000
Company:
Part Number:
w25q16bvSIG
Manufacturer:
JMICRON
Quantity:
1 000
Part Number:
w25q16bvSIG
Manufacturer:
WINOND
Quantity:
20 000
Company:
Part Number:
w25q16bvSS1G
Manufacturer:
SemiHow
Quantity:
16 000
Company:
Part Number:
w25q16bvSSIG
Manufacturer:
WINBOND
Quantity:
9 270
Company:
Part Number:
w25q16bvSSIG
Manufacturer:
WINBOND
Quantity:
20 655
Part Number:
w25q16bvSSIG
Manufacturer:
WINBOND/华邦
Quantity:
20 000
W25Q16BV
10.2.13 Fast Read Dual I/O (BBh)
The Fast Read Dual I/O (BBh) instruction allows for improved random access while maintaining two IO
pins, IO
and IO
. It is similar to the Fast Read Dual Output (3Bh) instruction but with the capability to
0
1
input the Address bits (A23-0) two bits per clock. This reduced instruction overhead may allow for code
execution (XIP) directly from the Dual SPI in some applications.
Fast Read Dual I/O with “Continuous Read Mode”
The Fast Read Dual I/O instruction can further reduce instruction overhead through setting the
“Continuous Read Mode” bits (M7-0) after the input Address bits (A23-0), as shown in figure 12a. The
upper nibble of the (M7-4) controls the length of the next Fast Read Dual I/O instruction through the
inclusion or exclusion of the first byte instruction code. The lower nibble bits of the (M3-0) are don’t care
(“x”). However, the IO pins should be high-impedance prior to the falling edge of the first data out clock.
If the “Continuous Read Mode” bits (M7-0) equals “Ax” hex, then the next Fast Read Dual I/O instruction
(after /CS is raised and then lowered) does not require the BBh instruction code, as shown in figure 12b.
This reduces the instruction sequence by eight clocks and allows the Read address to be immediately
entered after /CS is asserted low. If the “Continuous Read Mode” bits (M7-0) are any value other than
“Ax” hex, the next instruction (after /CS is raised and then lowered) requires the first byte instruction code,
thus returning to normal operation. A “Continuous Read Mode” Reset instruction can be used to reset
(M7-0) before issuing normal instructions (See 10.2.33 for detailed descriptions).
Figure 12a. Fast Read Dual I/O Instruction Sequence Diagram (M7-0 = 0xh or NOT Axh)
Publication Release Date: March 13, 2009
- 27 -
Preliminary - Revision B