dm74ls574 Fairchild Semiconductor, dm74ls574 Datasheet

no-image

dm74ls574

Manufacturer Part Number
dm74ls574
Description
Octal D-type Flip-flop With 3-state Outputs
Manufacturer
Fairchild Semiconductor
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
dm74ls574MM
Manufacturer:
FAIRCHIL
Quantity:
459
Part Number:
dm74ls574N
Manufacturer:
ALL
Quantity:
55
Part Number:
dm74ls574WM
Manufacturer:
NS
Quantity:
339
© 2000 Fairchild Semiconductor Corporation
Order Number
DM74LS574WM
DM74LS574N
DM74LS574
Octal D-Type Flip-Flop with 3-STATE Outputs
General Description
The DM74LS574 is a high speed low power octal flip-flop
with a buffered common Clock (CP) and a buffered com-
mon Output Enable (OE). The information presented to the
D inputs is stored in the flip-flops on the LOW-to-HIGH
Clock (CP) transition.
This device is functionally identical to the DM74LS374
except for the pinouts.
Ordering Code:
Devices also available in Tape and Reel. Specify by appending the suffix letter “X” to the ordering code.
Logic Symbol
V
GND
Truth Table
H
L
X

Z
CC
LOW Voltage Level
High Impedance
HIGH Voltage Level
Immaterial
HIGH-to-LOW Clock (CP) transition
Pin 20
Pin 10
Dn
H
X
L
Inputs
Package Number Package Description
M20B
N20A
CP


X
OE
L
L
H
20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide
20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide
Outputs
DS009815
On
H
Z
L
Connection Diagram
March 1988
Revised March 2000
www.fairchildsemi.com

Related parts for dm74ls574

dm74ls574 Summary of contents

Page 1

... DM74LS574 Octal D-Type Flip-Flop with 3-STATE Outputs General Description The DM74LS574 is a high speed low power octal flip-flop with a buffered common Clock (CP) and a buffered com- mon Output Enable (OE). The information presented to the D inputs is stored in the flip-flops on the LOW-to-HIGH Clock (CP) transition. ...

Page 2

... Functional Description The DM74LS574 consists of eight edge-triggered flip-flops with individual D-type inputs and 3-STATE true outputs. The buffered clock and buffered Outputs Enable are com- mon to all flip-flops. The eight flip-flops will store the state of their individual D inputs that meet the setup and hold ...

Page 3

Absolute Maximum Ratings Supply Voltage Input Voltage Operating Free Air Temperature Range Storage Temperature Range Recommended Operating Conditions Symbol Parameter V Supply Voltage CC V HIGH Level Input Voltage IH V LOW Level Input Voltage IL I HIGH Level Output ...

Page 4

Switching Characteristics V 5.0V Symbol Parameter f Maximum Clock Frequency MAX t Propagation Delay PLH PHL t Output Enable Time PZH t PZL t Output Disable Time PHZ t PLZ www.fairchildsemi.com ...

Page 5

Physical Dimensions inches (millimeters) unless otherwise noted 20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide Package Number M20B 5 www.fairchildsemi.com ...

Page 6

Physical Dimensions inches (millimeters) unless otherwise noted (Continued) 20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right ...

Related keywords