adav400kstz-reel Analog Devices, Inc., adav400kstz-reel Datasheet - Page 26
![no-image](/images/no-image-200.jpg)
adav400kstz-reel
Manufacturer Part Number
adav400kstz-reel
Description
Audio Codec With Embedded Sigmadsp Processor
Manufacturer
Analog Devices, Inc.
Datasheet
1.ADAV400KSTZ-REEL.pdf
(36 pages)
ADAV400
SERIAL DATA INPUT/OUTPUT PORTS
The flexible serial data input/output ports of the ADAV400
can be set to accept or transmit data in 2-channel format or in
an 8- or 16-channel TDM stream. Data is processed in twos
complement, MSB-first format. The left channel data field
always precedes the right channel data field in the 2-channel
streams. In the TDM modes, Slot 0 to Slot 3 (8-channel TDM)
or Slot 0 to Slot 7 (16-channel TDM) fall in the first half of the
audio frame, and Slot 4 to Slot 7 (8-channel TDM) or Slot 8 to
Slot 15 (16-channel TDM) are in the second half of the frame.
The serial modes are set in the serial input and output control
registers.
The input and output control registers define the operation of
the serial ports. Because BCLK1 and LRCLK1 are used for both
input and output serial port timing, some care must be taken
Table 26. Serial Output Port Master/Slave Mode Capabilities
f
48 kHz
96 kHz
192 kHz
Table 27. Data Format Configurations
Format
I
Left-Justified (Figure 32)
Right-Justified (Figure 33)
TDM with Clock (Figure 34)
TDM with Pulse (Figure 35)
2
S
S (Figure 31)
2-Channel Modes (I
Master and slave
Master and slave
Master and slave
LRCLK Polarity
Frame begins on
falling edge
Frame begins on
rising edge
Frame begins on
rising edge
Frame begins on
falling edge
Frame begins on
rising edge
2
S, Left-Justified, Right-Justified)
LRCLK
Type
Clock
Clock
Clock
Clock
Pulse
Rev. A | Page 26 of 36
BCLK Polarity
Data changes on
falling edge
Data changes on
falling edge
Data changes on
falling edge
Data changes on
falling edge
Data changes on
falling edge
when individually programming serial modes. For example,
programming the input serial port to TDM and the output port
to left-justified is not a valid state.
In TDM mode, there are some restrictions to ADAV400 operation,
which are outlined in Table 26. There are two modes of operation.
In both 8-channel and 16-channel TDM modes, SDIN0 is the
input for the TDM stream and SDO0 is the output.
Figure 34 shows the ADAV400 operating in TDM mode. Refer
to the Serial Data Input/Output Ports section for a more complete
description of the modes of operation.
Note that in 16-channel TDM mode, the ADC and DACs are no
longer used because all 16 input and output channels have been
redirected to the serial input and output ports.
8-Channel TDM
Master and slave
Master and slave
MSB Position
Delayed from LRCLK edge by one BCLK
Aligned with LRCLK edge
Delayed from LRCLK edge by 8, 12, or 16 BCLKs
Delayed from start of word clock by one BCLK
Delayed from start of word clock by one BCLK
Slave only
16-Channel TDM
Slave only
Slave only
Slave only