mpc8378e Freescale Semiconductor, Inc, mpc8378e Datasheet - Page 14
mpc8378e
Manufacturer Part Number
mpc8378e
Description
Powerquicc Ii Pro Processor Hardware Specifications
Manufacturer
Freescale Semiconductor, Inc
Datasheet
1.MPC8378E.pdf
(128 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
mpc8378eCVRAGD
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Company:
Part Number:
mpc8378eCVRAJF
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Company:
Part Number:
mpc8378eCVRALG
Manufacturer:
Freescale Semiconductor
Quantity:
135
Company:
Part Number:
mpc8378eCVRALG
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Company:
Part Number:
mpc8378eCVRANG
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Company:
Part Number:
mpc8378eCVRANGA
Manufacturer:
MAXIM
Quantity:
47
Company:
Part Number:
mpc8378eVRAGD
Manufacturer:
Freescale Semiconductor
Quantity:
135
Company:
Part Number:
mpc8378eVRAGD
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Company:
Part Number:
mpc8378eVRAJF
Manufacturer:
Freescale Semiconductor
Quantity:
135
Company:
Part Number:
mpc8378eVRAJF
Manufacturer:
FREESCAL
Quantity:
285
Clock Input Timing
4.2
The primary clock source for the device can be one of two inputs, CLKIN or PCI_CLK, depending on
whether the device is configured in PCI host or PCI agent mode.
(CLKIN/PCI_CLK) AC timing specifications for the device.
4.3
Table 9
14
At recommended operating conditions with LV
CLKIN/PCI_CLK frequency
CLKIN/PCI_CLK cycle time
CLKIN/PCI_CLK rise and fall time
CLKIN/PCI_CLK duty cycle
CLKIN/PCI_CLK jitter
Notes:
1
2
3
4
5
6
EC_GTX_CLK125 frequency
EC_GTX_CLK125 cycle time
EC_GTX_CLK rise and fall time
EC_GTX_CLK125 duty cycle
EC_GTX_CLK125 jitter
Notes:
1
2
Caution: The system, core and security block must not exceed their respective maximum or minimum operating frequencies.
Rise and fall times for CLKIN/PCI_CLK are measured at 0.4 V and 2.7 V.
Timing is guaranteed by design and characterization.
This represents the total input jitter-short term and long term-and is guaranteed by design.
The CLKIN/PCI_CLK driver’s closed loop jitter bandwidth should be < 500 kHz at –20 dB. The bandwidth must be set low to
allow cascade-connected PLL-based devices to track CLKIN drivers with the specified jitter.
Spread spectrum is allowed up to 1% down-spread on CLKIN/PCI_CLK up to 60 KHz.
Rise and fall times for EC_GTX_CLK125 are measured from 0.5 and 2.0 V for LV
LV
EC_GTX_CLK125 is used to generate the GTX clock for the eTSEC transmitter with 2% degradation. The EC_GTX_CLK125
duty cycle can be loosened from 47%/ 53% as long as the PHY device can tolerate the duty cycle generated by the eTSEC
GTX_CLK. See
reference clock.
DD
= 3.3 V.
provides the eTSEC gigabit reference clocks (EC_GTX_CLK125) AC timing specifications.
Parameter/Condition
AC Electrical Characteristics
eTSEC Gigabit Reference Clock Timing
1000Base-T for RGMII, RTBI
Parameter
Section 8.3.4, “RGMII and RTBI AC Timing
MPC8378E PowerQUICC II Pro Processor Hardware Specifications, Rev. 3
LV
LV
Table 9. EC_GTX_CLK125 AC Timing Specifications
DD
DD
= 2.5 V
= 3.3 V
Table 8. CLKIN AC Timing Specifications
DD
= 2.5 ± 0.125 mV/ 3.3 V ± 165 mV
t
G125R
t
G125H
Symbol
t
KHK
Symbol
t
t
t
G125
G125
f
t
KH
—
CLKIN
CLKIN
/t
/t
/t
—
, t
G125F
G125
CLKIN
KL
Specifications,”
Min
47
—
—
—
—
Min
0.6
25
15
40
—
Table 8
for the duty cycle for 10Base-T and 100Base-T
Typical
Typical
1.0
125
—
—
—
—
—
—
—
8
DD
= 2.5 V and from 0.6 and 2.7 V for
provides the clock input
66.666
± 150
Max
2.3
40
60
±150
Max
0.75
1.0
53
—
—
Freescale Semiconductor
Unit
MHz
ns
ns
ps
%
Unit
MHz
ns
ns
ps
%
Notes
Notes
1, 6
4, 5
—
2
3
—
—
1
2
2