mc68hc05pl4b Freescale Semiconductor, Inc, mc68hc05pl4b Datasheet - Page 30

• Manufacturer Part Number: mc68hc05pl4b
• Description: Low-cost Single-chip Microcontroller
• Manufacturer: Freescale Semiconductor, Inc

GENERAL RELEASE SPECIFICATION
4.5
4.5.1 Input Capture Interrupt
4.5.2 Output Compare Interrupt
4.5.3 Timer Overflow Interrupt
4.6
4-6
16-BIT TIMER INTERRUPTS
The 16-bit programmable Timer can generate an interrupt whenever the following
events occur:
Setting the I bit in the condition code register disables Timer interrupts. The con-
trols for these interrupts are in the Timer control register (TCR) located at $0012
and in the status bits are in the Timer status register (TSR) located at $0013.
The 16-bit programmable Timer interrupts can wake up MCU from WAIT Mode.
An input capture interrupt occurs if the input capture ag (ICF) becomes set while
the input capture interrupt enable bit (ICIE) is also set. The ICF ag bit is in the
TSR; and the ICIE enable bit is located in the MICSR. The ICF ag bit is cleared
by a read of the TSR with the ICF ag bit is set; and then followed by a read of the
LSB of the input capture register (ICRL) or by reset. The ICIE enable bit is unaf-
fected by reset.
An output compare interrupt occurs if the output compare ag (OCF) becomes set
while the output compare interrupt enable bit (OCIE) is also set. The OCF ag bit
is in the TSR and the OCIE enable bit is in the MICSR. The OCF ag bit is cleared
by a read of the TSR with the OCF ag bit set; and then followed by an access to
the LSB of the output compare register (OCRL) or by reset. The OCIE enable bit is
unaffected by reset.
A Timer over ow interrupt occurs if the Timer over ow ag (TOF) becomes set
while the Timer over o w interrupt enable bit (TOIE) is also set. The TOF ag bit is
in the TSR and the TOIE enable bit is in the TCR. The TOF ag bit is cleared b y a
read of the TSR with the TOF ag bit set; and then followed by an access to the
LSB of the timer registers (TMRL) or by reset. The TOIE enable bit is unaffected
by reset.
8-BIT TIMER INTERRUPT
The 8-bit Timer can generate an interrupt when the Timer8 Counter Register
(T8CNTR) decrements from preset value to zero and the interrupt enable bit is
set. Setting the I bit in the condition code register disables this Timer interrupts.
The control bit for this interrupt and status bit are in the Timer 8 control register
(T8CSR) located at $000D.
The 8-Bit timer interrupt can wake up MCU from WAIT Mode.
•
•
•
Input capture
Output compare
Timer counter over o w
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
April 30, 1998
INTERRUPTS
MC68HC05PL4
REV 2.0