saa7105e NXP Semiconductors, saa7105e Datasheet - Page 43
![no-image](/images/manufacturer_photos/0/4/487/nxp_semiconductors_sml.jpg)
saa7105e
Manufacturer Part Number
saa7105e
Description
Digital Video Encoder
Manufacturer
NXP Semiconductors
Datasheet
1.SAA7105E.pdf
(70 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
saa7105e/G
Manufacturer:
PHILIPS
Quantity:
1 831
Part Number:
saa7105e/G
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Company:
Part Number:
saa7105e/V1/G,518
Manufacturer:
NXP Semiconductors
Quantity:
10 000
Company:
Part Number:
saa7105e/V1/G,557
Manufacturer:
NXP Semiconductors
Quantity:
10 000
Company:
Part Number:
saa7105e/V1/S1,518
Manufacturer:
NXP Semiconductors
Quantity:
10 000
Company:
Part Number:
saa7105e/V1/S1,557
Manufacturer:
NXP Semiconductors
Quantity:
10 000
Philips Semiconductors
Table 79 Subaddress 97H
Table 80 Subaddresses 98H and 99H
Table 81 Subaddress 99H
2004 Mar 04
HFS
VFS
OFS
PFS
OVS
PVS
OHS
PHS
HLEN
IDEL
DATA BYTE
DATA BYTE
DATA BYTE
Digital video encoder
horizontal length;
input delay; defines the distance in PIXCLKs between the active edge of CBO and the first received
valid pixel
LEVEL
LOGIC
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
horizontal sync is directly derived from input signal (slave mode) at pin HSVGC
horizontal sync is derived from a frame sync signal (slave mode) at pin FSVGC (only if
EFS is set HIGH)
vertical sync (field sync) is directly derived from input signal (slave mode) at
pin VSVGC
vertical sync (field sync) is derived from a frame sync signal (slave mode) at
pin FSVGC (only if EFS is set HIGH)
pin FSVGC is switched to input
pin FSVGC is switched to active output
polarity of signal at pin FSVGC in output mode (master mode) is active HIGH; rising
edge of the input signal is used in slave mode
polarity of signal at pin FSVGC in output mode (master mode) is active LOW; falling
edge of the input signal is used in slave mode
pin VSVGC is switched to input
pin VSVGC is switched to active output
polarity of signal at pin VSVGC in output mode (master mode) is active HIGH; rising
edge of the input signal is used in slave mode
polarity of signal at pin VSVGC in output mode (master mode) is active LOW; falling
edge of the input signal is used in slave mode
pin HSVGC is switched to input
pin HSVGC is switched to active output
polarity of signal at pin HSVGC in output mode (master mode) is active HIGH; rising
edge of the input signal is used in slave mode
polarity of signal at pin HSVGC in output mode (master mode) is active LOW; falling
edge of the input signal is used in slave mode
HLEN
=
number of PIXCLKs
---------------------------------------------------- - 1
line
43
DESCRIPTION
DESCRIPTION
–
DESCRIPTION
SAA7104E; SAA7105E
Product specification