dac1008d650 NXP Semiconductors, dac1008d650 Datasheet - Page 16

no-image

dac1008d650

Manufacturer Part Number
dac1008d650
Description
Dac1008d650 Dual 10-bit Dac; Up To 650 Msps; 2?, 4? Or 8? Interpolating With Jesd204a Interface
Manufacturer
NXP Semiconductors
Datasheet
NXP Semiconductors
DAC1008D650
Product data sheet
Each DAC device of the system generates its own reference (ref_A in
If configured as a slave, an early-late comparator compares the internal reference with the
external reference provided by the MDS pins. The comparator controls an internal buffer
that is used to delay the samples.
Fig 7.
Multi-Device Synchronization (MDS) implementation
All information provided in this document is subject to legal disclaimers.
SYNC~
LANES
Rev. 2 — 17 December 2010
DIG
ref_A
2×, 4× or 8× interpolating DAC with JESD204A
BUFFER
COMP
MGMT
CLK
CK
mds_A_out
mds_A
Q
I
DAC
DAC1008D650
001aal073
MDS_A
Figure
© NXP B.V. 2010. All rights reserved.
7).
16 of 98

Related parts for dac1008d650