adv7194 Analog Devices, Inc., adv7194 Datasheet - Page 35

• Manufacturer Part Number: adv7194
• Description: Professional Extended-10? Video Encoder With 54 Mhz Oversampling
• Manufacturer: Analog Devices, Inc.

MODE REGISTER 8
MR8 (MR87–MR80)
(Address (SR4–SR0) = 08H)
Mode Register 8 is an 8-bit-wide register. Figure 63 shows the
various operations under the control of Mode Register 8.
MR8 BIT DESCRIPTION
Progressive Scan Control (MR80)
This control enables the progressive scan inputs, Y0–Y9, Cr0–Cr9,
Cb0–Cb9. To enable this control MR80 has to be set to 1. It
is assumed that the incoming Y data contains all necessary sync
information.
Note: Simultaneous progressive scan input and 16-bit pixel input
is not possible.
10-Bit Pixel Port (MR84)
This bit selects 8-bit or 10-bit input format. In 8-bit mode, the
LSB of the pixel data is input on Pin 3, in 10-bit mode, on Pin 1.
Double Buffer Control (MR82)
Double Buffering can be enabled or disabled on the Contrast
Control Register, U Scale Register, V Scale Register, Hue Adjust
Control, Closed Captioning Register, Brightness Control Regis-
ter, Gamma Curve Select Bit. Double Buffering is not available in
Mastering Timing mode.
20-, 16-Bit Pixel Port (MR83)
This bit controls whether the ADV7194 is operated in 16-bit
mode (10-Bit Pixel Port disabled, MR84 = 0, MR83 = 1) or
20-bit mode (10-Bit Pixel Port enabled, MR84 =1, MR83 = 1).
The 16-bit mode, the first 8 bits are input on Pin Numbers 3 to 10,
with LSB on Pin Number 3. The last 8 bits are input on Pin Num-
bers 13 to 20. Pin Numbers 11 and 12 are unused.
10-Bit Pixel Port (MR84)
This bit selects 8-bit or 10-bit format. In 8-bit mode, the LSB of
the pixel data is input on Pin 3, in 10-bit mode on Pin 1.
DNR Enable Control (MR85)
To enable the DNR process this bit has to be set to 1. If this bit
is set to 0, the DNR processing is bypassed. For further infor-
mation on DNR controls see the DNR Bit Description section.
Gamma Enable Control (MR86)
To enable the programmable gamma correction this bit has
to be set to enabled (MR86 = 1). For further information on
Gamma Correction controls see the Gamma Correction Regis-
ters section.
Gamma Curve Select Control (MR87)
This bit selects which of the two programmable gamma curves is
to be used. When setting MR87 to 0, the gamma correction curve
selected is Curve A. Otherwise, Curve B is selected. Each curve
SELECT CONTROL
MR87
GAMMA CURVE
0
1
MR87
CURVE A
CURVE B
MR86
GAMMA ENABLE
0
1
CONTROL
MR86
DISABLE
ENABLE
MR85
0
1
DNR ENABLE
CONTROL
MR85
DISABLE
ENABLE
MR84
PORT CONTROL
0
1
10-BIT PIXEL
MR84
DISABLE
ENABLE
MR83
20-/16-BIT PIXEL
PORT CONTROL
0
1
will have to be programmed by the user. For further information
on Gamma Correction controls see DNR Bit Description and
Gamma Correction sections.
MODE REGISTER 9
MR9 (MR97–MR90)
(Address (SR4–SR0) = 09H)
Mode Register 9 is an 8-bit-wide register. Figure 65 shows the
various operations under the control of Mode Register 9.
MR9 BIT DESCRIPTION
Undershoot Limiter (MR90–MR91)
This control ensures that no luma video data will go below a
programmable level. This prevents any synchronization problems
due to luma signals going below the blanking level. Available
limit levels are –1.5 IRE, –6 IRE, –11 IRE. Note that this facil-
ity is only available in 4× Oversampling mode (MR16 = 1). When
the device is operated in 2× Oversampling mode (MR16 = 0),
or RGB output without RGB sync is selected, the minimum
luma level is set in Timing Register 0, TR06 (Min Luma Control).
Black Burst Y-DAC (MR92)
It is possible to output a Black Burst signal from the DAC which is
selected to be the Luma DAC (MR22, MR21, MR20). When
this control is set to enabled, MR92 is set to 1. This signal can be
useful for locking two video sources together using professional
video equipment. See also the Black Burst Output section.
Black Burst Luma-DAC (MR93)
It is possible to output a Black Burst signal from the DAC which
is selected to be the Y-DAC (MR22, MR21, MR20). When this
control is set to enabled, MR93 set to 1. This signal can be
useful for locking two video sources together using professional
video equipment. See also the Black Burst Output section.
–21.5 IRE
MR83
21.5 IRE
DISABLE
ENABLE
–20 IRE
–43 IRE
–40 IRE
20 IRE
0 IRE
0 IRE
MR82
DOUBLE BUFFER
0
1
CONTROL
MR82
DISABLE
ENABLE
BE WRITTEN
ZERO MUST
TO THIS BIT
MR81
MR81
COLOR BURST
COLOR BURST
(9 CYCLES)
(10 CYCLES)
3.58MHz
4.43MHz
MR80
SCAN CONTROL
PROGRESSIVE
0
1
MR80
DISABLE
ENABLE
NTSC BLACK BURST SIGNAL
PAL BLACK BURST SIGNAL
ADV7194