pca9632 NXP Semiconductors, pca9632 Datasheet - Page 17

no-image

pca9632

Manufacturer Part Number
pca9632
Description
Pca9632 4-bit Fm I?c-bus Low Power Led Driver
Manufacturer
NXP Semiconductors
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
pca9632DP
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Part Number:
pca9632DP1
Manufacturer:
NXP
Quantity:
42 000
Part Number:
pca9632DP1
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Part Number:
pca9632DP1,118
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Part Number:
pca9632DP1118
Manufacturer:
NXP Semiconductors
Quantity:
135
Part Number:
pca9632DP2
Manufacturer:
NXP
Quantity:
51 000
Part Number:
pca9632DP2
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Part Number:
pca9632TK
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Part Number:
pca9632TK
0
Company:
Part Number:
pca9632TK
Quantity:
6 000
Part Number:
pca9632TK2
Manufacturer:
NXP
Quantity:
30 000
Part Number:
pca9632TK2118
Manufacturer:
NXP Semiconductors
Quantity:
135
NXP Semiconductors
PCA9632_1
Objective data sheet
Fig 11. System configuration
SDA
SCL
TRANSMITTER/
RECEIVER
MASTER
8.2 System configuration
8.3 Acknowledge
A device generating a message is a ‘transmitter’; a device receiving is the ‘receiver’. The
device that controls the message is the ‘master’ and the devices which are controlled by
the master are the ‘slaves’ (see
The number of data bytes transferred between the START and the STOP conditions from
transmitter to receiver is not limited. Each byte of eight bits is followed by one
acknowledge bit. The acknowledge bit is a HIGH level put on the bus by the transmitter,
whereas the master generates an extra acknowledge related clock pulse.
A slave receiver which is addressed must generate an acknowledge after the reception of
each byte. Also a master must generate an acknowledge after the reception of each byte
that has been clocked out of the slave transmitter. The device that acknowledges has to
pull down the SDA line during the acknowledge clock pulse, so that the SDA line is stable
LOW during the HIGH period of the acknowledge related clock pulse; set-up time and hold
time must be taken into account.
A master receiver must signal an end of data to the transmitter by not generating an
acknowledge on the last byte that has been clocked out of the slave. In this event, the
transmitter must leave the data line HIGH to enable the master to generate a STOP
condition.
Fig 10. Definition of START and STOP conditions
SDA
SCL
RECEIVER
SLAVE
START condition
S
Rev. 01 — 28 September 2007
TRANSMITTER/
RECEIVER
SLAVE
Figure
TRANSMITTER
11).
MASTER
4-bit Fm+ I
TRANSMITTER/
RECEIVER
MASTER
2
SLAVE
C-bus low power LED driver
STOP condition
P
MULTIPLEXER
PCA9632
© NXP B.V. 2007. All rights reserved.
I
2
C-BUS
002aaa966
mba608
SDA
SCL
17 of 32

Related parts for pca9632