adc12l066civyx National Semiconductor Corporation, adc12l066civyx Datasheet - Page 3
![no-image](/images/no-image-200.jpg)
adc12l066civyx
Manufacturer Part Number
adc12l066civyx
Description
12-bit, 66 Msps, 450 Mhz Bandwidth A/d Converter With Internal Sample-and-hold
Manufacturer
National Semiconductor Corporation
Datasheet
1.ADC12L066CIVYX.pdf
(27 pages)
ANALOG I/O
DIGITAL I/O
Pin Descriptions and Equivalent Circuits
Pin No.
31
32
30
10
11
2
3
1
8
Symbol
V
V
CLK
V
V
V
V
OE
PD
REF
IN +
IN −
RM
RP
RN
Equivalent Circuit
3
Analog signal Input pins. With a 1.0V reference voltage the
differential input signal level is 2.0 V
connected to V
input signal is required for best performance.
Reference input. This pin should be bypassed to AGND with
a 0.1 µF monolithic capacitor. V
should be between 0.8V and 1.5V.
These pins are high impedance reference bypass pins.
Connect a 0.1 µF capacitor from each of these pins to AGND.
DO NOT LOAD these pins.
Digital clock input. The range of frequencies for this input is
1 MHz to 80 MHz (typical) with guaranteed performance at 66
MHz. The input is sampled on the rising edge of this input.
OE is the output enable pin that, when low, enables the
TRI-STATE
outputs are in a high impedance state.
PD is the Power Down input pin. When high, this input puts
the converter into the power down mode. When this pin is
low, the converter is in the active mode.
®
data output pins. When this pin is high, the
CM
for single-ended operation, but a differential
Description
REF
P-P
is 1.0V nominal and
. The V
IN
- pin may be
www.national.com