74lvth373mtcx-nl Fairchild Semiconductor, 74lvth373mtcx-nl Datasheet - Page 2
![no-image](/images/manufacturer_photos/0/2/252/fairchild_semiconductor_sml.jpg)
74lvth373mtcx-nl
Manufacturer Part Number
74lvth373mtcx-nl
Description
Low Voltage Octal Transparent Latch With 3-state Outputs
Manufacturer
Fairchild Semiconductor
Datasheet
1.74LVTH373MTCX-NL.pdf
(8 pages)
www.fairchildsemi.com
Connection Diagram
Functional Description
The LVT373 and LVTH373 contain eight D-type latches
with 3-STATE standard outputs. When the Latch Enable
(LE) input is HIGH, data on the D
latches. In this condition the latches are transparent, i.e., a
latch output will change state each time its D input
changes. When LE is LOW, the latches store the informa-
tion that was present on the D inputs a setup time preced-
Logic Diagram
Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.
n
inputs enters the
2
Pin Descriptions
Truth Table
H
L
Z
X
O
ing the HIGH-to-LOW transition of LE. The 3-STATE
standard outputs are controlled by the Output Enable (OE)
input. When OE is LOW, the standard outputs are in the
2-state mode. When OE is HIGH, the standard outputs are
in the high impedance mode but this does not interfere with
entering new data into the latches.
0
LOW Voltage Level
High Impedance
HIGH Voltage Level
Immaterial
Previous O
D
LE
OE
O
0
0
Pin Names
–D
–O
LE
H
H
X
L
7
7
0
before HIGH-to-LOW transition of Latch Enable
Inputs
OE
Data Inputs
Latch Enable Input
Output Enable Input
3-STATE Latch Outputs
H
L
L
L
Description
D
X
H
X
L
n
Outputs
O
O
H
Z
L
n
0