mt46v128m8p-6t Micron Semiconductor Products, mt46v128m8p-6t Datasheet - Page 45

• Manufacturer Part Number: mt46v128m8p-6t
• Description: 1gb Ddr Sdram Component
• Manufacturer: Micron Semiconductor Products

Figure 20:
PDF: 09005aef80a2f898/Source: 09005aef82a95a3a
DDR_x4x8x16_Core2.fm - 1Gb DDR: Rev. I, Core DDR: Rev. B 12/07 EN
Command
BA0, BA1
Address
V
V
DQS
V
CK#
CKE
A10
DD
V
DM
DQ
TT
CK
REF
DD
Q
1
t VTD 1
INITIALIZATION Timing Diagram
Notes:
LVCMOS
LOW level
Power-up: V
T = 200µs
1. V
2. Although not required by the Micron device, JEDEC specifies issuing another LMR command
3. The two AUTO REFRESH commands at Td0 and Te0 may be applied following the LMR com-
4.
5. While programming the operating parameters, reset the DLL with A8 = 1.
(
(
(
(
(
(
(
(
(
(
(
)
(
)
(
)
(
)
(
)
(
)
(
(
(
)
)
)
)
)
)
)
)
)
)
)
)
)
(
(
(
(
(
(
(
(
(
(
(
(
)
)
(
)
(
)
(
)
(
)
(
)
(
(
)
)
)
)
)
)
)
)
)
)
)
)
V
even if V
the V
specified range.
(A8 = 0) prior to activating any bank. If another LMR command is issued, the same, previ-
ously issued operating parameters must be used.
mand at Ta0.
t
DESELECTs are allowed), and 200 cycles of CK are required before a READ command can be
issued.
MRD is required before any command can be applied (during MRD time only NOPs or
DD
TT
TT
t IS t IH
t IS
and CK stable
NOP
, and V
T0
is not applied directly to the device; however,
High-Z
High-Z
TT
t IH
t CH
t CK
supply and the input pin. Once initialized, V
DD
REF
/V
t CL
All banks
DD
t IS t IH
≤ V
PRE
T1
Q are 0V, provided a minimum of 42Ω of series resistance is used between
DD
+ 0.3V. Alternatively, V
t RP
(
(
(
(
(
(
(
(
(
(
)
(
)
(
)
(
)
(
)
(
)
(
)
)
)
)
)
)
)
)
)
)
(
(
(
(
(
(
(
(
(
(
)
(
)
(
)
(
)
(
)
(
)
(
)
)
)
Load extended
mode register
)
)
)
)
)
)
)
t IS t IH
t IS t IH
t IS t IH
BA0 = 1
BA1 = 0
Code
Code
LMR
Ta0
45
t MRD
(
(
(
(
(
(
(
(
(
)
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
)
)
)
)
)
)
)
(
(
(
(
(
(
(
(
(
)
)
)
)
)
)
)
)
)
(
(
(
(
(
(
(
)
)
)
)
)
)
)
Load mode
register5
Code 3
BA0 = 0
BA1 = 0
Code
LMR
Tb0
Micron Technology, Inc., reserves the right to change products or specifications without notice.
t MRD
(
(
(
(
(
(
(
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
(
TT
)
)
)
)
)
)
)
)
)
(
(
(
(
(
(
(
(
(
(
)
(
)
(
)
(
)
(
)
(
)
(
)
)
)
)
)
)
)
)
)
)
may be 1.35V maximum during power-up,
All banks
t IS t IH
PRE
Tc0
t
VTD ≥ 0 to avoid device latch-up. V
1Gb: x4, x8, x16 DDR SDRAM
REF
t RP
(
(
(
(
(
(
(
(
(
(
)
(
)
(
)
(
)
(
)
(
)
(
)
)
)
)
)
)
)
)
)
)
(
(
(
(
(
(
(
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
(
)
)
)
)
)
)
)
)
)
must always be powered within the
200 cycles of CK4
Td0
AR
Indicates A Break in
Time Scale
t RFC
©2003 Micron Technology, Inc. All rights reserved.
(
(
(
(
(
(
(
(
(
(
)
(
)
(
)
(
)
(
)
(
)
(
)
)
)
)
)
)
)
)
)
)
(
(
(
(
(
(
(
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
(
)
)
)
)
)
)
)
)
)
Te0
AR
t RFC
(
(
(
(
(
(
(
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
(
)
)
)
)
)
)
)
)
)
Operations
(
(
(
(
(
(
(
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
(
)
)
)
)
)
)
)
)
)
ACT 2
Don’t Care
Tf0
BA
RA
RA
DD
Q,