mt48lc16m16a2 Micron Semiconductor Products, mt48lc16m16a2 Datasheet - Page 23
mt48lc16m16a2
Manufacturer Part Number
mt48lc16m16a2
Description
256mb X4, X8, X16 Sdram
Manufacturer
Micron Semiconductor Products
Datasheet
1.MT48LC16M16A2.pdf
(62 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MT48LC16M16A2
Manufacturer:
MICRON/美光
Quantity:
20 000
Part Number:
mt48lc16m16a2-6A
Manufacturer:
N/A
Quantity:
20 000
Company:
Part Number:
mt48lc16m16a2-75D
Manufacturer:
MICRON
Quantity:
5 530
Part Number:
mt48lc16m16a2-75D
Manufacturer:
MICRON/美光
Quantity:
20 000
Part Number:
mt48lc16m16a2-75IT
Manufacturer:
MICRON/美光
Quantity:
20 000
Company:
Part Number:
mt48lc16m16a2-7EC
Manufacturer:
MICRON
Quantity:
415
Company:
Part Number:
mt48lc16m16a2-7ED
Manufacturer:
XILINX
Quantity:
201
Company:
Part Number:
mt48lc16m16a2B4-6A AAT:G
Manufacturer:
Micron Technology Inc
Quantity:
10 000
Part Number:
mt48lc16m16a2B4-6A IT:G
Manufacturer:
MICRON/美光
Quantity:
20 000
Company:
Part Number:
mt48lc16m16a2B4-6A XIT:G
Manufacturer:
Micron Technology Inc
Quantity:
10 000
Company:
Part Number:
mt48lc16m16a2B4-6A:G
Manufacturer:
MICRON
Quantity:
735
Company:
Part Number:
mt48lc16m16a2B4-6A:GTR
Manufacturer:
MICRON
Quantity:
1 000
truncated with, a PRECHARGE command to the same
bank (provided that auto precharge was not acti-
vated), and a full-page burst may be truncated with a
PRECHARGE command to the same bank. The
PRECHARGE command should be issued x cycles be-
fore the clock edge at which the last desired data ele-
ment is valid, where x equals the CAS latency minus
one. This is shown in Figure 11 for each possible CAS
latency; data element n + 3 is either the last of a burst of
256Mb: x4, x8, x16 SDRAM
256MSDRAM_E.p65 – Rev. E; Pub. 3/02
A fixed-length READ burst may be followed by, or
COMMAND
COMMAND
NOTE: DQM is LOW.
ADDRESS
ADDRESS
CLK
CLK
DQ
DQ
BANK a,
BANK a,
COL n
COL n
T0
T0
READ
READ
CAS Latency = 2
CAS Latency = 3
T1
T1
NOP
NOP
READ to PRECHARGE
T2
T2
NOP
NOP
D
OUT
n
Figure 11
T3
T3
NOP
NOP
23
n + 1
D
D
OUT
OUT
n
four or the last desired of a longer burst. Following the
PRECHARGE command, a subsequent command to
the same bank cannot be issued until
that part of the row precharge time is hidden during
the access of the last data element(s).
completion, a PRECHARGE command issued at the
optimum time (as described above) provides the same
operation that would result from the same fixed-length
burst with auto precharge. The disadvantage of the
PRECHARGE
PRECHARGE
In the case of a fixed-length burst being executed to
(a or all)
(a or all)
T4
BANK
BANK
T4
X = 1 cycle
n + 2
D
n + 1
D
OUT
OUT
Micron Technology, Inc., reserves the right to change products or specifications without notice.
X = 2 cycles
T5
T5
NOP
NOP
n + 3
n + 2
D
D
OUT
OUT
t RP
t RP
256Mb: x4, x8, x16
T6
T6
NOP
NOP
n + 3
D
OUT
DON’T CARE
BANK a,
BANK a,
ACTIVE
ACTIVE
T7
T7
ROW
ROW
t
RP is met. Note
©2002, Micron Technology, Inc.
SDRAM