ds42585 Advanced Micro Devices, ds42585 Datasheet - Page 4

• Manufacturer Part Number: ds42585
• Description: Stacked Multi-chip Package Mcp Flash Memory And Sram
• Manufacturer: Advanced Micro Devices

Key To Switching Waveforms. . . . . . . . . . . . . . . 36
AC Characteristics . . . . . . . . . . . . . . . . . . . . . . . . 37
4
SRAM CE#s Timing . . . . . . . . . . . . . . . . . . . . . . . 37
Flash Read-Only Operations . . . . . . . . . . . . . . . . 38
Hardware Reset (RESET#) . . . . . . . . . . . . . . . . . 39
Flash Word/Byte Configuration (CIOf) . . . . . . . . . 40
Flash Erase and Program Operations . . . . . . . . . 41
Temporary Sector/Sector Block Unprotect . . . . . . 46
Figure 12. Input Waveforms and Measurement
Levels . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 36
Figure 13. Timing Diagram for Alternating
Between SRAM to Flash. . . . . . . . . . . . . . . . . . 37
Figure 14. Read Operation Timings . . . . . . . . . 38
Figure 15. Reset Timings . . . . . . . . . . . . . . . . . 39
Figure 16. CIOf Timings for Read Operations . 40
Figure 17. CIOf Timings for Write Operations. . 40
Figure 18. Program Operation Timings. . . . . . . 42
Figure 19. Accelerated Program Timing
Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 42
Figure 20. Chip/Sector Erase Operation
Timings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 43
Figure 21. Back-to-back Read/Write Cycle
Timings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 44
Figure 22. Data# Polling Timings (During
Embedded Algorithms) . . . . . . . . . . . . . . . . . . . 44
Figure 23. Toggle Bit Timings (During
Embedded Algorithms) . . . . . . . . . . . . . . . . . . . 45
Figure 24. DQ2 vs. DQ6 . . . . . . . . . . . . . . . . . . 45
Figure 25. Temporary Sector/Sector Block
Unprotect Timing Diagram . . . . . . . . . . . . . . . . 46
P R E L I M I N A R Y
DS42585
Flash Latchup Characteristics. . . . . . . . . . . . . . . 55
Package Pin Capacitance . . . . . . . . . . . . . . . . . . 55
Flash Data Retention . . . . . . . . . . . . . . . . . . . . . . 55
SRAM Data Retention . . . . . . . . . . . . . . . . . . . . . . 56
Physical Dimensions . . . . . . . . . . . . . . . . . . . . . . 57
Revision Summary . . . . . . . . . . . . . . . . . . . . . . . . 58
Alternate CE#f Controlled Erase and Program
Operations . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 48
SRAM Read Cycle . . . . . . . . . . . . . . . . . . . . . . . 50
SRAM Write Cycle . . . . . . . . . . . . . . . . . . . . . . . . 52
Flash Erase And Programming Performance . . . 55
FLB073—73-Ball Fine-Pitch Grid Array
8 x 11 mm . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 57
Revision A (May 22, 2001) . . . . . . . . . . . . . . . . . 58
Figure 26. Sector/Sector Block Protect and
Unprotect Timing Diagram. . . . . . . . . . . . . . . . . 47
Figure 27. Flash Alternate CE#f Controlled
Write (Erase/Program) Operation Timings . . . . 49
Figure 28. SRAM Read Cycle—Address
Controlled . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 50
Figure 29. SRAM Read Cycle . . . . . . . . . . . . . . 51
Figure 30. SRAM Write Cycle—WE# Control . . 52
Figure 31. SRAM Write Cycle—CE1#s Control. 53
Figure 32. SRAM Write Cycle—UB#s and
LB#s Control . . . . . . . . . . . . . . . . . . . . . . . . . . . 54
Figure 33. CE1#s Controlled Data Retention
Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 56
Figure 34. CE2s Controlled Data Retention
Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 56