upd78f0134hgka1-9et-a Renesas Electronics Corporation., upd78f0134hgka1-9et-a Datasheet - Page 331

• Manufacturer Part Number: upd78f0134hgka1-9et-a
• Description: 8-bit Single-chip Microcontrollers
• Manufacturer: Renesas Electronics Corporation.

<R>
15.3 Registers Controlling Serial Interfaces CSI10 and CSI11
(1) Serial operation mode register 1n (CSIM1n)
Address: FF80H After reset: 00H R/W
CSIM10
Serial interfaces CSI10 and CSI11 are controlled by the following four registers.
Notes 1.
Caution Be sure to clear bit 5 to 0.
Symbol
CSIM1n is used to select the operation mode and enable or disable operation.
CSIM1n can be set by a 1-bit or 8-bit memory manipulation instruction.
RESET input clears this register to 00H.
Remark n = 0:
Serial operation mode register 1n (CSIM1n)
Serial clock selection register 1n (CSIC1n)
Port mode register 0 (PM0) or port mode register 1 (PM1)
Port register 0 (P0) or port register 1 (P1)
2.
3.
4.
5.
6.
TRMD10
DIR10
n = 0, 1:
Bit 0 is a read-only bit.
When using P10/SCK10/TxD0, P11/SI10/RxD0, and P12/SO10 as general-purpose ports, set CSIM10
in the default status (00H).
Bit 0 (CSOT10) of CSIM10 and serial I/O shift register 10 (SIO10) are reset.
Do not rewrite TRMD10 when CSOT10 = 1 (during serial communication).
The SO10 output is fixed to the low level when TRMD10 is 0. Reception is started when data is read
from SIO10.
Do not rewrite DIR10 when CSOT10 = 1 (during serial communication).
CSOT10
CSIE10
CSIE10
0
<7>
Note 5
0
1
1
0
1
0
1
Note 6
Note 4
Figure 15-3. Format of Serial Operation Mode Register 10 (CSIM10)
PD78F0132H
PD78F0133H, 78F0134H, 78F0136H, 78F0138H, 78F0138HD
Disables operation
Enables operation
Receive mode (transmission disabled).
Transmit/receive mode
MSB
LSB
Communication is stopped.
Communication is in progress.
TRMD10
CHAPTER 15 SERIAL INTERFACES CSI10 AND CSI11
6
Note 1
Note 2
5
0
User’s Manual U16899EJ3V0UD
and asynchronously resets the internal circuit
Operation control in 3-wire serial I/O mode
DIR10
4
Transmit/receive mode control
Communication status flag
First bit specification
3
0
2
0
Note 3
.
1
0
CSOT10
0
331