LTC2440 Linear Technology, LTC2440 Datasheet - Page 12

• Manufacturer Part Number: LTC2440
• Description: 24-Bit High Speed Differential delta-sigma ADC
• Manufacturer: Linear Technology

APPLICATIO S I FOR ATIO
LTC2440
signal may be used as an interrupt for an external
microcontroller. Bit 31 (EOC) can be captured on the first
rising edge of SCK. Bit 30 is shifted out of the device on the
first falling edge of SCK. The final data bit (Bit 0) is shifted
out on the falling edge of the 31st SCK and may be latched
on the rising edge of the 32nd SCK pulse. On the falling
edge of the 32nd SCK pulse, SDO goes HIGH indicating the
initiation of a new conversion cycle. This bit serves as EOC
(Bit 31) for the next conversion cycle. Table 2 summarizes
the output data format.
As long as the voltage on the IN
within the – 0.3V to (V
operating range, a conversion result is generated for any
differential input voltage V
+FS = 0.5 • V
+FS, the conversion result is clamped to the value corre-
sponding to the +FS + 1LSB. For differential input voltages
below –FS, the conversion result is clamped to the value
corresponding to –FS – 1LSB.
SERIAL INTERFACE PINS
The LTC2440 transmits the conversion results and re-
ceives the start of conversion command through a
synchronous 2-wire, 3-wire or 4-wire interface. During
the conversion and sleep states, this interface can be
used to assess the converter status and during the data
output state it is used to read the conversion result and
program the speed/resolution.
12
Table 2. LTC2440 Output Data Format
Differential Input Voltage
V
V
0.5 • V
0.25 • V
0.25 • V
0
–1LSB
– 0.25 • V
– 0.25 • V
– 0.5 • V
V
*The differential input voltage V
IN
IN
IN
* ≥ 0.5 • V
* < –0.5 • V
*
REF
REF
REF
REF
REF
. For differential input voltages greater than
REF
REF
** – 1LSB
**
** – 1LSB
**
**
** – 1LSB
REF
U
REF
**
**
CC
U
IN
+ 0.3V) absolute maximum
from –FS = –0.5 • V
+
and IN
IN
= IN
W
Bit 31
EOC
–
0
0
0
0
0
0
0
0
0
0
+
pins is maintained
– IN
–
. **The differential reference voltage V
Bit 30
DMY
0
0
0
0
0
0
0
0
0
0
U
REF
Bit 29
SIG
1
1
1
1
1
0
0
0
0
0
to
Bit 28
Serial Clock Input/Output (SCK)
The serial clock signal present on SCK (Pin 13) is used to
synchronize the data transfer. Each bit of data is shifted out
the SDO pin on the falling edge of the serial clock.
In the Internal SCK mode of operation, the SCK pin is an
output and the LTC2440 creates its own serial clock. In the
External SCK mode of operation, the SCK pin is used as
input. The internal or external SCK mode is selected by tying
EXT (Pin 10) LOW for external SCK and HIGH for internal
SCK.
Serial Data Output (SDO)
The serial data output pin, SDO (Pin 12), provides the
result of the last conversion as a serial bit stream (MSB
first) during the data output state. In addition, the SDO pin
is used as an end of conversion indicator during the
conversion and sleep states.
When CS (Pin 11) is HIGH, the SDO driver is switched to
a high impedance state. This allows sharing the serial
interface with other devices. If CS is LOW during the
convert or sleep state, SDO will output EOC. If CS is LOW
during the conversion phase, the EOC bit appears HIGH on
the SDO pin. Once the conversion is complete, EOC goes
LOW. The device remains in the sleep state until the first
rising edge of SCK occurs while CS = LOW.
MSB
1
0
0
0
0
1
1
1
1
0
Bit 27
0
1
1
0
0
1
1
0
0
1
REF
= REF
Bit 26
0
1
0
1
0
1
0
1
0
1
+
– REF
Bit 25
–
.
0
1
0
1
0
1
0
1
0
1
…
…
…
…
…
…
…
…
…
…
…
Bit 0
0
1
0
1
0
1
0
1
0
1
sn2440, 2440fas