IDT72V285L10TF IDT, Integrated Device Technology Inc, IDT72V285L10TF Datasheet - Page 13

• Manufacturer Part Number: IDT72V285L10TF
• Description: IC FIFO SS 65536X18 10NS 64STQFP
• Manufacturer: IDT, Integrated Device Technology Inc
• Series: 72Vr

Specifications of IDT72V285L10TF

• Function: Asynchronous
• Memory Size: 1.1M (65K x 18)
• Data Rate: 100MHz
• Access Time: 10ns
• Voltage - Supply: 3 V ~ 3.6 V
• Operating Temperature: 0°C ~ 70°C
• Mounting Type: Surface Mount
• Package / Case: 64-STQFP
• Lead Free Status / RoHS Status: Contains lead / RoHS non-compliant
• Other names: 72V285L10TF

PROGRAMMABLE ALMOST-FULL FLAG (PAF
reaches the almost-full condition. In IDT Standard mode, if no reads are
performed after reset (MRS), PAF will go LOW after (D - m) words are written
to the FIFO. The PAF will go LOW after (32,768-m) writes for the IDT72V275
and (65,536-m) writes for the IDT72V285. The offset “m” is the full offset value.
The default setting for this value is stated in the footnote of Table 1.
IDT72V275 and (65,537-m) writes for the IDT72V285, where m is the full offset
value. The default setting for this value is stated in the footnote of Table 2.
and FWFT Mode), for the relevant timing information.
PROGRAMMABLE ALMOST-EMPTY FLAG (PAE
reaches the almost-empty condition. In IDT Standard mode, PAE will go LOW
when there are n words or less in the FIFO. The offset “n” is the empty offset
value. The default setting for this value is stated in the footnote of Table 1.
in the FIFO. The default setting for this value is stated in the footnote of Table 2.
IDT72V275/72V285 3.3V CMOS SUPERSYNC FIFO
32,768 x 18 and 65,536 x 18
In FWFT mode, the PAF will go LOW after (32,769-m) writes for the
See Figure 16, Programmable Almost-Full Flag Timing (IDT Standard
The Programmable Almost-Full flag (PAF) will go LOW when the FIFO
PAF is synchronous and updated on the rising edge of WCLK.
The Programmable Almost-Empty flag (PAE) will go LOW when the FIFO
In FWFT mode, the PAE will go LOW when there are n+1 words or less
PAF
PAF
PAF)
PAF
PAE
PAE
PAE
PAE)
TM
13
and FWFT Mode), for the relevant timing information.
HALF-FULL FLAG (HF
beyond half-full sets HF LOW. The flag remains LOW until the difference
between the write and read pointers becomes less than or equal to half of the
total depth of the device; the rising RCLK edge that accomplishes this condition
sets HF HIGH.
PRS), HF will go LOW after (D/2 + 1) writes to the FIFO, where D = 32,768
for the IDT72V275 and 65,536 for the IDT72V285.
will go LOW after (D-1/2 + 2) writes to the FIFO, where D = 32,769 for the
IDT72V275 and 65,537 for the IDT72V285.
for the relevant timing information. Because HF is updated by both RCLK and
WCLK, it is considered asynchronous.
DATA OUTPUTS (Q
See Figure 17, Programmable Almost-Empty Flag Timing (IDT Standard
PAE is synchronous and updated on the rising edge of RCLK.
This output indicates a half-full FIFO. The rising WCLK edge that fills the FIFO
In IDT Standard mode, if no reads are performed after reset (MRS or
In FWFT mode, if no reads are performed after reset (MRS or PRS), HF
See Figure 18, Half-Full Flag Timing (IDT Standard and FWFT Modes),
(Q
0
- Q
17
) are data outputs for 18-bit wide data.
0
HF
HF
HF)
HF
-Q
17
)
COMMERCIAL AND INDUSTRIAL
TEMPERATURE RANGES