LM3S1607 Luminary Micro, Inc, LM3S1607 Datasheet - Page 348

no-image

LM3S1607

Manufacturer Part Number
LM3S1607
Description
Lm3s1607 Arm Microcontroller
Manufacturer
Luminary Micro, Inc
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
LM3S1607
Manufacturer:
DSP
Quantity:
319
Part Number:
LM3S1607-IQR50-A0
Manufacturer:
Texas Instruments
Quantity:
135
Part Number:
LM3S1607-IQR50-A0
Manufacturer:
TI
Quantity:
513
Part Number:
LM3S1607-IQR50-A0
Manufacturer:
TI/德州仪器
Quantity:
20 000
Company:
Part Number:
LM3S1607-IQR50-A0
Quantity:
1 200
Part Number:
LM3S1607-IQR50-A0T
Manufacturer:
TexasInstrum
Quantity:
1 770
Part Number:
LM3S1607-IQR50-A0T
Manufacturer:
Texas Instruments
Quantity:
10 000
Reset
Reset
Type
Type
Analog-to-Digital Converter (ADC)
ADC Raw Interrupt Status (ADCRIS)
Base 0x4003.8000
Offset 0x004
Type RO, reset 0x0000.0000
348
Bit/Field
31:4
RO
RO
3
2
1
0
31
15
0
0
RO
RO
Register 2: ADC Raw Interrupt Status (ADCRIS), offset 0x004
This register shows the status of the raw interrupt signal of each Sample Sequencer. These bits
may be polled by software to look for interrupt conditions without having to generate controller
interrupts.
30
14
0
0
RO
RO
29
13
reserved
0
0
Name
INR3
INR2
INR1
INR0
RO
RO
28
12
0
0
RO
RO
27
11
0
0
Type
RO
RO
RO
RO
RO
RO
RO
26
10
0
0
reserved
RO
RO
Reset
25
0x00
0
9
0
0
0
0
0
Preliminary
RO
RO
24
0
8
0
reserved
Description
Software should not rely on the value of a reserved bit. To provide
compatibility with future products, the value of a reserved bit should be
preserved across a read-modify-write operation.
SS3 Raw Interrupt Status
Set by hardware when a sample with its respective ADCSSCTL3 IE bit
has completed conversion. This bit is cleared by writing a 1 to the
ADCISC IN3 bit.
SS2 Raw Interrupt Status
Set by hardware when a sample with its respective ADCSSCTL2 IE bit
has completed conversion. This bit is cleared by writing a 1 to the
ADCISC IN2 bit.
SS1 Raw Interrupt Status
Set by hardware when a sample with its respective ADCSSCTL1 IE bit
has completed conversion. This bit is cleared by writing a 1 to the
ADCISC IN1 bit.
SS0 Raw Interrupt Status
Set by hardware when a sample with its respective ADCSSCTL0 IE bit
has completed conversion. This bit is cleared by writing a 1 to the
ADCISC IN0 bit.
RO
RO
23
0
7
0
RO
RO
22
0
6
0
RO
RO
21
0
5
0
RO
RO
20
0
4
0
INR3
RO
RO
19
0
3
0
INR2
RO
RO
18
0
2
0
INR1
RO
RO
17
0
1
0
June 02, 2008
INR0
RO
RO
16
0
0
0

Related parts for LM3S1607