IDT72271LA15TF IDT, Integrated Device Technology Inc, IDT72271LA15TF Datasheet - Page 23

IC FIFO 16384X18 LP 15NS 64QFP

IDT72271LA15TF

Manufacturer Part Number
IDT72271LA15TF
Description
IC FIFO 16384X18 LP 15NS 64QFP
Manufacturer
IDT, Integrated Device Technology Inc
Series
7200r
Datasheet

Specifications of IDT72271LA15TF

Function
Synchronous
Memory Size
288K (16K x 18)
Data Rate
67MHz
Access Time
15ns
Voltage - Supply
4.5 V ~ 5.5 V
Operating Temperature
0°C ~ 70°C
Mounting Type
Surface Mount
Package / Case
64-STQFP
Configuration
Dual
Density
288Kb
Access Time (max)
10ns
Word Size
9b
Organization
32Kx9
Sync/async
Synchronous
Expandable
Yes
Bus Direction
Uni-Directional
Package Type
STQFP
Clock Freq (max)
66.7MHz
Operating Supply Voltage (typ)
5V
Operating Supply Voltage (min)
4.5V
Operating Supply Voltage (max)
5.5V
Supply Current
75mA
Operating Temp Range
0C to 70C
Operating Temperature Classification
Commercial
Mounting
Surface Mount
Pin Count
64
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Other names
72271LA15TF

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
IDT72271LA15TF
Manufacturer:
SILICOM
Quantity:
950
Part Number:
IDT72271LA15TF
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
Part Number:
IDT72271LA15TF
Manufacturer:
IDT
Quantity:
20 000
Part Number:
IDT72271LA15TF8
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
Part Number:
IDT72271LA15TFI
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
Part Number:
IDT72271LA15TFI8
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
NOTES:
1. n = PAE offset.
2. For IDT Standard mode
3. For FWFT mode.
4. t
5. PAE is asserted and updated on the rising edge of WCLK only.
NOTES:
1. For IDT Standard mode: D = maximum FIFO depth. D = 16,384 for the IDT72261LA and 32,768 for the IDT72271LA.
2. For FWFT mode: D = maximum FIFO depth. D = 16,385 for the IDT72261LA and 32,769 for the IDT72271LA.
WCLK
WCLK
RCLK
IDT72261LA/72271LA SuperSync FIFO™
16,384 x 9 and 32,768 x 9
RCLK
WEN
WEN
REN
the rising edge of WCLK and the rising edge of RCLK is less than t
REN
SKEW2
PAE
HF
is the minimum time between a rising WCLK edge and a rising RCLK edge to guarantee that PAE will go HIGH (after one RCLK cycle plus t
t
CLKH
t
ENS
n words in FIFO
n+1 words in FIFO
Figure 17. Programmable Almost-Empty Flag Timing (IDT Standard and FWFT Modes)
t
CLKL
t
[
ENH
D-1
t
(2)
SKEW2
2
1
,
D/2 words in FIFO
Figure 18. Half-Full Flag Timing (IDT Standard and FWFT Modes)
(3)
+ 1
(4)
]
words in FIFO
t
t
CLKH
PAE
(1)
,
2
(2)
SKEW2
t
ENS
, then the PAE deassertion may be delayed one extra RCLK cycle.
t
CLKL
23
t
t
ENH
t
ENS
HF
n+1 words in FIFO
n+2 words in FIFO
t
ENS
[
D-1
D/2 + 1 words in FIFO
t
2
ENH
+ 2
]
(2)
(3)
words in FIFO
,
t
HF
1
(1)
COMMERCIAL AND INDUSTRIAL
,
(2)
t
TEMPERATURE RANGES
PAE
PAE)
[
D-1
2
D/2 words in FIFO
. If the time between
2
+ 1
JANUARY 7, 2009
]
words in FIFO
n words in FIFO
n+1 words in FIFO
4671 drw 21
4671 drw 20
(1)
,
(2)
(2)
,
(3)

Related parts for IDT72271LA15TF