CY28349B Cypress Semiconductor, CY28349B Datasheet - Page 3

• Manufacturer Part Number: CY28349B
• Description: FTG
• Manufacturer: Cypress Semiconductor

Pin Definitions
Document #: 38-07454 Rev. *A
3V66_3/48MHz_1
PWR_DWN#
SCLK
SDATA
RST#
IREF
VTT_PWRGD#
VDD_REF,
VDD _PCI,
VDD_48MHz,
VDD_3V66,
VDD_CPU
GND_PCI,
GND_48MHz,
GND_3V66,
GND_CPU,
GND_REF,
VDD_CORE
GND_CORE
Pin Name
(continued)
5, 13, 21, 29,
2, 9, 18, 24,
32, 39, 46
36, 43, 47
Pin No.
27
42
26
25
20
35
19
34
33
(open-d
Type
rain)
Pin
I/O
O
O
G
G
P
P
I
I
I
I
48-MHz or 66-MHz Output: 3.3V output.
Power-down Control: 3.3V LVTTL compatible input that places the device in
power down mode when held low.
SMBus Clock Input: Clock pin for serial interface.
SMBus Data Input: Data pin for serial interface.
System Reset Output: Open-drain system reset output.
Current Reference for CPU Output: A precision resistor is attached to this pin
which is connected to the internal current reference.
Powergood from Voltage Regulator Module (VRM): 3.3V LVTTL input.
VTT_PWRGD# is a level-sensitive strobe used to determine when FS0:4 and
MULTSEL0:1 inputs are valid and OK to be sampled (Active LOW). Once
VTT_PWRGD# is sampled LOW, the status of this input will be ignored.
3.3V Power Connection: Power supply for CPU outputs buffers, 3V66 output
buffers, PCI output buffers, reference output buffers and 48-MHz output buffers.
Connect to 3.3V.
Ground Connection: Connect all ground pins to the common system ground
plane.
3.3V Analog Power Connection: Power supply for core logic, PLL circuitry.
Connect to 3.3V.
Analog Ground Connection: Ground for core logic, PLL circuitry.
Pin Description
CY28349B
Page 3 of 22