MM74HC161N Fairchild Semiconductor, MM74HC161N Datasheet

MM74HC161N

Manufacturer Part Number

MM74HC161N

Description

IC COUNTER BINARY PRESET 16-DIP

Manufacturer

Fairchild Semiconductor

Series

74HCr

Datasheet

1.MM74HC163N.pdf (9 pages)

Specifications of MM74HC161N

Logic Type

Binary Counter

Direction

Number Of Elements

Number Of Bits Per Element

Reset

Asynchronous

Timing

Synchronous

Count Rate

40MHz

Trigger Type

Positive Edge

Voltage - Supply

2 V ~ 6 V

Operating Temperature

-55°C ~ 125°C

Mounting Type

Through Hole

Package / Case

16-DIP (0.300", 7.62mm)

Lead Free Status / RoHS Status

Lead free / RoHS Compliant

Other names

74HC161

Current page: 1 of 9
Download datasheet (108Kb)

MM74HC161M

(Note 1)

MM74HC161SJ

MM74HC161MTC

(Note 1)

MM74HC161N

MM74HC163M

(Note 1)

MM74HC163SJ

MM74HC163N

MM74HC161 • MM74HC163

Synchronous Binary Counter with Asynchronous Clear

• Synchronous Binary Counter with Synchronous Clear

General Description

The MM74HC161 and MM74HC163 synchronous presetta-

ble counters utilize advanced silicon-gate CMOS technol-

ogy and internal look-ahead carry logic for use in high

speed counting applications. They offer the high noise

immunity and low power consumption inherent to CMOS

with speeds similar to low power Schottky TTL. The HC161

and the HC163 are 4 bit binary counters. All flip-flops are

clocked simultaneously on the LOW-to-HIGH transition

(positive edge) of the CLOCK input waveform.

These counters may be preset using the LOAD input. Pre-

setting of all four flip-flops is synchronous to the rising edge

of CLOCK. When LOAD is held LOW counting is disabled

and the data on the A, B, C, and D inputs is loaded into the

counter on the rising edge of CLOCK. If the load input is

taken HIGH before the positive edge of CLOCK the count

operation will be unaffected.

All of these counters may be cleared by utilizing the

CLEAR input. The clear function on the MM74HC163

counter is synchronous to the clock. That is, the counters

are cleared on the positive edge of CLOCK while the clear

input is held LOW.

Ordering Code:

Note 1: Devices also available in Tape and Reel. Specify by appending the suffix letter “X” to the ordering code.

Order Number

Package Number

MTC16

M16D

M16A

N16E

M16A

N16E

16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow

16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide

16-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide

16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide

16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow

16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide

16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide

DS005008

The MM74HC161 counter is cleared asynchronously.

When the CLEAR is taken LOW the counter is cleared

immediately regardless of the CLOCK.

Two active HIGH enable inputs (ENP and ENT) and a RIP-

PLE CARRY (RC) output are provided to enable easy cas-

cading of counters. Both ENABLE inputs must be HIGH to

count. The ENT input also enables the RC output. When

enabled, the RC outputs a positive pulse when the counter

overflows. This pulse is approximately equal in duration to

the HIGH level portion of the Q

fed to successive cascaded stages to facilitate easy imple-

mentation of N-bit counters.

All inputs are protected from damage due to static dis-

charge by diodes to V

Features

Typical operating frequency: 40 MHz

Typical propagation delay; clock to Q: 18 ns

Low quiescent current: 80 A maximum (74HC Series)

Low input current: 1 A maximum

Wide power supply range: 2–6V

Package Description

and ground.

September 1983

Revised December 2003

output. The RC output is

www.fairchildsemi.com

Related parts for MM74HC161N

MM74HC161N Summary of contents

Page 1

... Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide MM74HC161MTC MTC16 16-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide (Note 1) MM74HC161N N16E 16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide MM74HC163M M16A 16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow ...

Page 2

Connection Diagram Logic Diagram www.fairchildsemi.com Truth Tables MM74HC161 CLK CLR ENP ENT Load Count & RC disabled Count disabled Count ...

Page 3

Absolute Maximum Ratings (Note 3) Supply Voltage ( Input Voltage ( Output Voltage (V ) OUT Clamp Diode Current ( Output Current, per pin (I ) OUT DC ...

Page 4

AC Electrical Characteristics 5V pF Symbol Parameter f Maximum Operating Frequency MAX Maximum Propagation Delay, Clock to RC PHL PLH t , ...

Page 5

AC Electrical Characteristics Symbol Parameter Conditions t Minimum Setup S Time Enable to Clock t Minimum Hold Time H Data from Clock t Minimum Hold Time H Enable, Load or Clear to Clock t Minimum Pulse Width W Clock, Clear, ...

Page 6

Physical Dimensions inches (millimeters) unless otherwise noted 16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow www.fairchildsemi.com Package Number M16A 6 ...

Page 7

Physical Dimensions inches (millimeters) unless otherwise noted (Continued) 16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide Package Number M16D 7 www.fairchildsemi.com ...

Page 8

Physical Dimensions inches (millimeters) unless otherwise noted (Continued) 16-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide www.fairchildsemi.com Package Number MTC16 8 ...

Page 9

Physical Dimensions inches (millimeters) unless otherwise noted (Continued) 16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right ...

Related keywords

mm74hc
mm74hc161
mm74hc161m
mm74hc161sjx
mm74hc161n
MM74HC161N datasheet
MM74HC161N data sheet
MM74HC161N pdf datasheet
MM74HC161N component
MM74HC161N part
MM74HC161N distributor
MM74HC161N RoHS
MM74HC161N datasheet download